

PIC18F2455/2550/4455/4550 Data Sheet

28/40/44-Pin, High Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Міскоснір РІС18F2455/2550/4455/4550

28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology

Universal Serial Bus Features:

- USB V2.0 Compliant
- Low Speed (1.5 Mb/s) and Full Speed (12 Mb/s)
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- Supports up to 32 Endpoints (16 bidirectional)
- 1-Kbyte Dual Access RAM for USB
- On-Chip USB Transceiver with On-Chip Voltage Regulator
- Interface for Off-Chip USB Transceiver
- Streaming Parallel Port (SPP) for USB streaming transfers (40/44-pin devices only)

Power-Managed Modes:

- Run: CPU on, peripherals on
- Idle: CPU off, peripherals on
- Sleep: CPU off, peripherals off
- Idle mode currents down to 5.8 μA typical
- Sleep mode currents down to 0.1 µA typical
- Timer1 Oscillator: 1.1 μA typical, 32 kHz, 2V
- Watchdog Timer: 2.1 μA typical
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, including High Precision PLL for USB
- Two External Clock modes, up to 48 MHz
- Internal Oscillator Block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
 - User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Dual Oscillator options allow microcontroller and USB module to run at different clock speeds
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if any clock stops

Peripheral Highlights:


- High-Current Sink/Source: 25 mA/25 mA
- Three External Interrupts
- Four Timer modules (Timer0 to Timer3)
- Up to 2 Capture/Compare/PWM (CCP) modules:
 - Capture is 16-bit, max. resolution 5.2 ns (Tcy/16)
 - Compare is 16-bit, max. resolution 83.3 ns (TCY)
- PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
 - Multiple output modes
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Enhanced USART module:
 - LIN bus support
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D) with Programmable Acquisition Time
- Dual Analog Comparators with Input Multiplexing

Special Microcontroller Features:

- C Compiler Optimized Architecture with optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory typical
- Flash/Data EEPROM Retention: > 40 years
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 41 ms to 131s
- Programmable Code Protection
- Single-Supply 5V In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Optional dedicated ICD/ICSP port (44-pin devices only)
- Wide Operating Voltage Range (2.0V to 5.5V)

	Prog	ram Memory	Data	Memory					М	SSP	RТ	tors	
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-Bit A/D (ch)	CCP/ECCP (PWM)	SPP	SPI	Master I ² C™	EAUSA	Comparato	Timers 8/16-Bit
PIC18F2455	24K	12288	2048	256	24	10	2/0	No	Y	Y	1	2	1/3
PIC18F2550	32K	16384	2048	256	24	10	2/0	No	Y	Y	1	2	1/3
PIC18F4455	24K	12288	2048	256	35	13	1/1	Yes	Υ	Y	1	2	1/3
PIC18F4550	32K	16384	2048	256	35	13	1/1	Yes	Y	Y	1	2	1/3

Pin Diagrams



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	23
3.0	Power-Managed Modes	35
4.0	Reset	43
5.0	Memory Organization	57
6.0	Flash Program Memory	79
7.0	Data EEPROM Memory	89
8.0	8 x 8 Hardware Multiplier	95
9.0	Interrupts	97
10.0	I/O Ports	. 111
11.0	Timer0 Module	. 125
12.0	Timer1 Module	. 129
13.0	Timer2 Module	. 135
14.0	Timer3 Module	. 137
15.0	Capture/Compare/PWM (CCP) Modules	. 141
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	. 149
17.0	Universal Serial Bus (USB)	. 163
	Streaming Parallel Port	
19.0	Master Synchronous Serial Port (MSSP) Module	. 193
20.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	. 237
21.0	10-Bit Analog-to-Digital Converter (A/D) Module	. 259
22.0	Comparator Module	. 269
23.0	Comparator Voltage Reference Module	. 275
	High/Low-Voltage Detect (HLVD)	
	Special Features of the CPU	
26.0	Instruction Set Summary	. 307
27.0	Development Support	
28.0	Electrical Characteristics	. 361
	DC and AC Characteristics Graphs and Tables	
30.0	Packaging Information	. 401
Appe	ndix A: Revision History	. 409
Appe	ndix B: Device Differences	. 409
Appe	ndix C: Conversion Considerations	. 410
Appe	ndix D: Migration From Baseline to Enhanced Devices	. 410
	ndix E: Migration From Mid-Range to Enhanced Devices	
Appe	ndix F: Migration From High-End to Enhanced Devices	. 411
Index	, 	. 413
	/icrochip Web Site	
	omer Change Notification Service	
Custo	omer Support	. 425
	er Response	
PIC1	8F2455/2550/4455/4550 Product Identification System	. 427

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F2455 PIC18LF2455
- PIC18F2550
 - PIC18LF2550
- PIC18F4455PIC18F4550
- PIC18LF4455PIC18LF4550

This family of devices offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high endurance, Enhanced Flash program memory. In addition to these features, the PIC18F2455/2550/4455/4550 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2455/2550/4455/4550 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 28.0 "Electrical Characteristics" for values.

1.1.2 UNIVERSAL SERIAL BUS (USB)

Devices in the PIC18F2455/2550/4455/4550 family incorporate a fully featured Universal Serial Bus communications module that is compliant with the USB Specification Revision 2.0. The module supports both low-speed and full-speed communication for all supported data transfer types. It also incorporates its own on-chip transceiver and 3.3V regulator and supports the use of external transceivers and voltage regulators.

1.1.3 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2455/2550/4455/4550 family offer twelve different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes using crystals or ceramic resonators.
- Four External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- An internal oscillator block which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees an oscillator pin for use as an additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the High-Speed Crystal and External Oscillator modes, which allows a wide range of clock speeds from 4 MHz to 48 MHz.
- Asynchronous dual clock operation, allowing the USB module to run from a high-frequency oscillator while the rest of the microcontroller is clocked from an internal low-power oscillator.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine, located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F2455/2550/4455/4550 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Literal Offset Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages such as C.
- Enhanced CCP Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown for disabling PWM outputs on interrupt or other select conditions and auto-restart to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include Automatic Baud Rate Detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated, without waiting for a sampling period and thus, reducing code overhead.
- Dedicated ICD/ICSP Port: These devices introduce the use of debugger and programming pins that are not multiplexed with other microcontroller features. Offered as an option in select packages, this feature allows users to develop I/O intensive applications while retaining the ability to program and debug in the circuit.

1.3 Details on Individual Family Members

Devices in the PIC18F2455/2550/4455/4550 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in six ways:

- 1. Flash program memory (24 Kbytes for PIC18FX455 devices, 32 Kbytes for PIC18FX550).
- 2. A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices).
- I/O ports (3 bidirectional ports and 1 input only port on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- CCP and Enhanced CCP implementation (28-pin devices have two standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- 5. Streaming Parallel Port (present only on 40/44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F2455/2550/4455/4550 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2550), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2550), function over an extended VDD range of 2.0V to 5.5V.

TABLE 1-1: DEVICE FEAT	URES			
Features	PIC18F2455	PIC18F2550	PIC18F4455	PIC18F4550
Operating Frequency	DC – 48 MHz			
Program Memory (Bytes)	24576	32768	24576	32768
Program Memory (Instructions)	12288	16384	12288	16384
Data Memory (Bytes)	2048	2048	2048	2048
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/ Compare/PWM Modules	0	0	1	1
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Universal Serial Bus (USB) Module	1	1	1	1
Streaming Parallel Port (SPP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Comparators	2	2	2	2
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT			
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled			
Packages	28-pin PDIP 28-pin SOIC	28-pin PDIP 28-pin SOIC	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP

TABLE 1-1: DEVICE FEATURES




FIGURE 1-1: PIC18F2455/2550 (28-PIN) BLOCK DIAGRAM

Note 1: RE3 is multiplexed with MCLR and is only available when the MCLR Resets are disabled.

- 2: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 2.0 "Oscillator Configurations" for additional information.
- 3: RB3 is the alternate pin for CCP2 multiplexing.




TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS

Pin Namo	Pin Number Pin Buffer		Buffer	Description				
	PDIP, SOIC	Туре	Туре	Description				
MCLR/Vpp/RE3 MCLR	1	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.				
Vpp		Р		Programming voltage input.				
RE3		I	ST	Digital input.				
OSC1/CLKI OSC1 CLKI	9	I	Analog Analog	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. External clock source input. Always associated with pin function OSC1. (See OSC2/CLKO pin.)				
OSC2/CLKO/RA6 OSC2	10	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.				
CLKO		0	—	In select modes, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.				
RA6		I/O	TTL	General purpose I/O pin.				
-	npatible in Trigger inp	-	CMOS le	CMOS = CMOS compatible input or output evels I = Input				

= Power

ST = Schmitt Trigger input with CMOS levels T Р

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

0

= Output

Pin Name	Pin Number PDIP, SOIC	Pin Type	Buffer Type	Description
				PORTA is a bidirectional I/O port.
RA0/AN0	2			
RA0		I/O	TTL	Digital I/O.
AN0		I	Analog	Analog input 0.
RA1/AN1	3			
RA1		I/O	TTL	Digital I/O.
AN1		I	Analog	Analog input 1.
RA2/AN2/VREF-/CVREF	4		-	
RA2		I/O	TTL	Digital I/O.
AN2		I	Analog	Analog input 2.
VREF-		I	Analog	A/D reference voltage (low) input.
CVREF		0	Analog	Analog comparator reference output.
RA3/AN3/VREF+	5			
RA3	_	I/O	TTL	Digital I/O.
AN3		I	Analog	Analog input 3.
Vref+		I	Analog	A/D reference voltage (high) input.
RA4/T0CKI/C1OUT/RCV	6			
RA4		I/O	ST	Digital I/O.
TOCKI		I	ST	Timer0 external clock input.
C1OUT		0	—	Comparator 1 output.
RCV		I	TTL	External USB transceiver RCV input.
RA5/AN4/ SS / HLVDIN/C2OUT	7			
RA5		I/O	TTL	Digital I/O.
AN4		Ι	Analog	Analog input 4.
SS		Ι	TTL	SPI slave select input.
HLVDIN		I	Analog	High/Low-Voltage Detect input.
C2OUT		0	—	Comparator 2 output.
RA6	—	—	—	See the OSC2/CLKO/RA6 pin.
Legend: TTL = TTL cor ST = Schmitt O = Output	npatible in Trigger inp		CMOS le	CMOS = CMOS compatible input or output evels I = Input P = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number PDIP, SOIC	Pin Type	Buffer Type	Description				
				PORTB is a bidirectional I/O port. PORTB can be software				
				programmed for internal weak pull-ups on all inputs.				
RB0/AN12/INT0/FLT0/	21							
SDI/SDA		I/O	TTL	Digital I/O				
RB0 AN12		1/0	Analog	Digital I/O. Analog input 12.				
INT0		·	ST	External interrupt 0.				
FLT0		Ι	ST	PWM Fault input (CCP1 module).				
SDI		Ι	ST	SPI data in.				
SDA		I/O	ST	l ² C™ data I/O.				
RB1/AN10/INT1/SCK/ SCL	22							
RB1		I/O	TTL	Digital I/O.				
AN10		Ι	Analog	Analog input 10.				
INT1			ST	External interrupt 1.				
SCK		I/O	ST	Synchronous serial clock input/output for SPI mode.				
SCL		I/O	ST	Synchronous serial clock input/output for I ² C mode.				
RB2/AN8/INT2/VMO RB2	23	I/O	TTL	Digital I/O.				
AN8		1/0	Analog	Analog input 8.				
INT2			ST	External interrupt 2.				
VMO		0	_	External USB transceiver VMO output.				
RB3/AN9/CCP2/VPO	24							
RB3		I/O	TTL	Digital I/O.				
AN9		Ι	Analog	Analog input 9.				
CCP2 ⁽¹⁾		I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.				
VPO		0	—	External USB transceiver VPO output.				
RB4/AN11/KBI0	25	1/0	דדו	Digital I/O				
RB4 AN11		1/O 1	TTL Analog	Digital I/O. Analog input 11.				
KBI0			TTL	Interrupt-on-change pin.				
RB5/KBI1/PGM	26							
RB5		I/O	TTL	Digital I/O.				
KBI1		I	TTL	Interrupt-on-change pin.				
PGM		I/O	ST	Low-Voltage ICSP™ Programming enable pin.				
RB6/KBI2/PGC	27							
RB6		I/O	TTL	Digital I/O.				
KBI2			TTL	Interrupt-on-change pin.				
PGC		I/O	ST	In-Circuit Debugger and ICSP programming clock pin.				
RB7/KBI3/PGD	28	1/0	דדי	Digital I/O				
RB7 KBI3		I/O	TTL TTL	Digital I/O. Interrupt-on-change pin.				
PGD		I/O	ST	In-Circuit Debugger and ICSP programming data pin.				
Legend: TTL = TTL cor	I mnatihle in			CMOS = CMOS compatible input or output				
	Trigger inp		CMOS le					

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

	Pin Number	Pin	Buffer					
Pin Name	PDIP, SOIC	Туре Туре		Description				
				PORTC is a bidirectional I/O port.				
RC0/T1OSO/T13CKI	11							
RC0		I/O	ST	Digital I/O.				
T1OSO		0	_	Timer1 oscillator output.				
T13CKI		I	ST	Timer1/Timer3 external clock input.				
RC1/T1OSI/CCP2/UOE	12							
RC1		I/O	ST	Digital I/O.				
T10SI		I	CMOS	Timer1 oscillator input.				
<u>CCP</u> 2 ⁽²⁾		I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.				
UOE		—	—	External USB transceiver OE output.				
RC2/CCP1	13							
RC2		I/O	ST	Digital I/O.				
CCP1		I/O	ST	Capture 1 input/Compare 1 output/PWM 1 output.				
RC4/D-/VM	15							
RC4		I	TTL	Digital input.				
D-		I/O		USB differential minus line (input/output).				
VM		I	TTL	External USB transceiver VM input.				
RC5/D+/VP	16							
RC5		I	TTL	Digital input.				
D+		I/O	 	USB differential plus line (input/output).				
VP		0	TTL	External USB transceiver VP input.				
RC6/TX/CK	17		0T					
RC6		1/0	ST	Digital I/O.				
TX CK		0 1/0	ST	EUSART asynchronous transmit. EUSART synchronous clock (see RX/DT).				
	40	1/0	51	EUGART Synchronous Clock (See RA/DT).				
RC7/RX/DT/SDO	18		ST	Digital I/O				
RC7 RX		1/O	ST	Digital I/O. EUSART asynchronous receive.				
DT		1/O	ST	EUSART asynchronous data (see TX/CK).				
SDO		0	_	SPI data out.				
RE3	_			See MCLR/VPP/RE3 pin.				
VUSB	14	0	_	Internal USB 3.3V voltage regulator.				
Vss	8, 19	P		Ground reference for logic and I/O pins.				
VDD	20	P		Positive supply for logic and I/O pins.				
Legend: TTL = TTL cor		put	n CMOS le	CMOS = CMOS compatible input or output				

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

TABLE 1-3. FICTO	51 4455	/4330		1 // 0 1		IFTION3
Pin Name	Pi	n Num	ber	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/Vpp/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3				P I	ST	Programming voltage input. Digital input.
OSC1/CLKI OSC1 CLKI	13	32	30	I	Analog Analog	
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	—	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.
Legend: TTL = TTL c ST = Schm O = Outpu	itt Trigg	•	t with CN	/IOS le		MOS = CMOS compatible input or output = Input = Power

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Din Nama	Pin Number			Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTA is a bidirectional I/O port.
RA0/AN0	2	19	19			
RA0				I/O	TTL	Digital I/O.
AN0				I	Analog	Analog input 0.
RA1/AN1	3	20	20			
RA1				I/O	TTL	Digital I/O.
AN1				I	Analog	Analog input 1.
RA2/AN2/VREF-/ CVREF	4	21	21			
RA2				I/O	TTL	Digital I/O.
AN2				I	Analog	Analog input 2.
VREF-				I	Analog	A/D reference voltage (low) input.
CVREF				0	Analog	Analog comparator reference output.
RA3/AN3/VREF+	5	22	22			
RA3				I/O	TTL	Digital I/O.
AN3				I	Analog	Analog input 3.
VREF+				I	Analog	A/D reference voltage (high) input.
RA4/T0CKI/C1OUT/ RCV	6	23	23			
RA4				I/O	ST	Digital I/O.
TOCKI				I	ST	Timer0 external clock input.
C1OUT				0	—	Comparator 1 output.
RCV				I	TTL	External USB transceiver RCV input.
RA5/AN4/ SS / HLVDIN/C2OUT	7	24	24			
RA5				I/O	TTL	Digital I/O.
AN4				I	Analog	Analog input 4.
SS				I	TTL	SPI slave select input.
HLVDIN				Ι	Analog	High/Low-Voltage Detect input.
C2OUT				0	—	Comparator 2 output.
RA6	—	—	—	—	—	See the OSC2/CLKO/RA6 pin.
Legend: TTL = TTL c ST = Schm O = Outpu	nitt Trigge			/IOS le		MOS = CMOS compatible input or output = Input = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

	Pi	n Numl	ber	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
RB0/AN12/INT0/	33	9	8			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
FLT0/SDI/SDA RB0 AN12 INT0 FLT0 SDI SDA				I/O I I I I/O	TTL Analog ST ST ST ST	Digital I/O. Analog input 12. External interrupt 0. Enhanced PWM Fault input (ECCP1 module). SPI data in. I ² C™ data I/O.
RB1/AN10/INT1/SCK/ SCL RB1 AN10 INT1 SCK SCL	34	10	9	I/O I I/O I/O	TTL Analog ST ST ST	Digital I/O. Analog input 10. External interrupt 1. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
RB2/AN8/INT2/VMO RB2 AN8 INT2 VMO	35	11	10	I/O I I O	TTL Analog ST —	Digital I/O. Analog input 8. External interrupt 2. External USB transceiver VMO output.
RB3/AN9/CCP2/VPO RB3 AN9 CCP2 ⁽¹⁾ VPO	36	12	11	I/O I I/O O	TTL Analog ST —	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output. External USB transceiver VPO output.
RB4/AN11/KBI0/CSSPP RB4 AN11 KBI0 CSSPP	37	14	14	I/O I I O	TTL Analog TTL —	Digital I/O. Analog input 11. Interrupt-on-change pin. SPP chip select control output.
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
Legend: TTL = TTL cc ST = Schmi O = Output	tt Trigge				С	MOS = CMOS compatible input or output = Input

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pi	n Numl	ber	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI	15	34	32			
RC0				I/O	ST	Digital I/O.
T1OSO				0	—	Timer1 oscillator output.
T13CKI				I	ST	Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2/ UOE	16	35	35			
RC1				I/O	ST	Digital I/O.
T1OSI				I	CMOS	Timer1 oscillator input.
<u>CCP</u> 2 ⁽²⁾				I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.
UOE				0	—	External USB transceiver OE output.
RC2/CCP1/P1A	17	36	36			
RC2				I/O	ST	Digital I/O.
CCP1				I/O	ST	Capture 1 input/Compare 1 output/PWM 1 output.
P1A				0	TTL	Enhanced CCP1 PWM output, channel A.
RC4/D-/VM	23	42	42			
RC4				I	TTL	Digital input.
D-				I/O	—	USB differential minus line (input/output).
VM				I	TTL	External USB transceiver VM input.
RC5/D+/VP	24	43	43			
RC5				I	TTL	Digital input.
D+				I/O	—	USB differential plus line (input/output).
VP				I	TTL	External USB transceiver VP input.
RC6/TX/CK	25	44	44			
RC6				I/O	ST	Digital I/O.
ТХ				0	—	EUSART asynchronous transmit.
СК				I/O	ST	EUSART synchronous clock (see RX/DT).
RC7/RX/DT/SDO	26	1	1			
RC7				I/O	ST	Digital I/O.
RX				Ι	ST	EUSART asynchronous receive.
DT				I/O	ST	EUSART synchronous data (see TX/CK).
SDO				0	—	SPI data out.
Legend: TTL = TTL c						MOS = CMOS compatible input or output
ST = Schm	nitt Trigge	er input	with CN	IOS le	vels l	= Input

ST = Schmitt Trig O = Output

P = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number			Pin	Buffer	Description				
	PDIP	QFN	TQFP	Туре	Туре	Description				
						PORTD is a bidirectional I/O port or a Streaming Parallel Port (SPP). These pins have TTL input buffers when the SPP module is enabled.				
RD0/SPP0 RD0 SPP0	19	38	38	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.				
RD1/SPP1 RD1 SPP1	20	39	39	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.				
RD2/SPP2 RD2 SPP2	21	40	40	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.				
RD3/SPP3 RD3 SPP3	22	41	41	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.				
RD4/SPP4 RD4 SPP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.				
RD5/SPP5/P1B RD5 SPP5 P1B	28	3	3	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. Enhanced CCP1 PWM output, channel B.				
RD6/SPP6/P1C RD6 SPP6 P1C	29	4	4	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. Enhanced CCP1 PWM output, channel C.				
RD7/SPP7/P1D RD7 SPP7 P1D	30	5	5	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. Enhanced CCP1 PWM output, channel D.				
ST = Schm	-egend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input									

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number		Pin Buffer	Description		
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTE is a bidirectional I/O port.
RE0/AN5/CK1SPP RE0 AN5 CK1SPP	8	25	25	I/O I O	ST Analog —	Digital I/O. Analog input 5. SPP clock 1 output.
RE1/AN6/CK2SPP RE1 AN6 CK2SPP	9	26	26	I/O I O	ST Analog —	Digital I/O. Analog input 6. SPP clock 2 output.
RE2/AN7/OESPP RE2 AN7 OESPP	10	27	27	I/O I O	ST Analog —	Digital I/O. Analog input 7. SPP output enable output.
RE3	—	_		_	_	See MCLR/VPP/RE3 pin.
Vss	12, 31	6, 30, 31	6, 29	Р	—	Ground reference for logic and I/O pins.
Vdd	11, 32	7, 8, 28, 29	7, 28	Р	—	Positive supply for logic and I/O pins.
Vusb	18	37	37	0	_	Internal USB 3.3V voltage regulator output.
NC/ICCK/ICPGC ⁽³⁾ ICCK ICPGC	-	—	12	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP™ port clock. In-Circuit Debugger clock. ICSP programming clock.
NC/ICDT/ICPGD ⁽³⁾ ICDT ICPGD	—		13	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP port clock. In-Circuit Debugger data. ICSP programming data.
NC/ICRST/ICVPP ⁽³⁾ ICRST ICVPP	—	—	33	I P	_	No Connect or dedicated ICD/ICSP port Reset. Master Clear (Reset) input. Programming voltage input.
NC/ICPORTS ⁽³⁾ ICPORTS	-	—	34	Ρ	—	No Connect or 28-pin device emulation. Enable 28-pin device emulation when connected to Vss.
NC		13			—	No Connect.
Legend: TTL = TTL c ST = Schm				/IOS le		MOS = CMOS compatible input or output = Input

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

Р

= Power

0

= Output

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Overview

Devices in the PIC18F2455/2550/4455/4550 family incorporate a different oscillator and microcontroller clock system than previous PIC18F devices. The addition of the USB module, with its unique requirements for a stable clock source, make it necessary to provide a separate clock source that is compliant with both USB low-speed and full-speed specifications.

To accommodate these requirements, PIC18F2455/ 2550/4455/4550 devices include a new clock branch to provide a 48 MHz clock for full-speed USB operation. Since it is driven from the primary clock source, an additional system of prescalers and postscalers has been added to accommodate a wide range of oscillator frequencies. An overview of the oscillator structure is shown in Figure 2-1.

Other oscillator features used in PIC18 enhanced microcontrollers, such as the internal oscillator block and clock switching, remain the same. They are discussed later in this chapter.

2.1.1 OSCILLATOR CONTROL

The operation of the oscillator in PIC18F2455/2550/ 4455/4550 devices is controlled through two Configuration registers and two control registers. Configuration registers, CONFIG1L and CONFIG1H, select the oscillator mode and USB prescaler/postscaler options. As Configuration bits, these are set when the device is programmed and left in that configuration until the device is reprogrammed.

The OSCCON register (Register 2-2) selects the Active Clock mode; it is primarily used in controlling clock switching in power-managed modes. Its use is discussed in **Section 2.4.1** "Oscillator Control **Register**".

The OSCTUNE register (Register 2-1) is used to trim the INTRC frequency source, as well as select the low-frequency clock source that drives several special features. Its use is described in **Section 2.2.5.2 "OSCTUNE Register"**.

2.2 Oscillator Types

PIC18F2455/2550/4455/4550 devices can be operated in twelve distinct oscillator modes. In contrast with previous PIC18 enhanced microcontrollers, four of these modes involve the use of two oscillator types at once. Users can program the FOSC3:FOSC0 Configuration bits to select one of these modes:

- 1. XT Crystal/Resonator
- 2. XTPLL Crystal/Resonator with PLL enabled
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. EC External Clock with Fosc/4 output
- 6. ECIO External Clock with I/O on RA6
- 7. ECPLL External Clock with PLL enabled and Fosc/4 output on RA6
- 8. ECPIO External Clock with PLL enabled, I/O on RA6
- 9. INTHS Internal Oscillator used as microcontroller clock source, HS Oscillator used as USB clock source
- 10. INTXT Internal Oscillator used as microcontroller clock source, XT Oscillator used as USB clock source
- 11. INTIO Internal Oscillator used as microcontroller clock source, EC Oscillator used as USB clock source, digital I/O on RA6
- 12. INTCKO Internal Oscillator used as microcontroller clock source, EC Oscillator used as USB clock source, Fosc/4 output on RA6
- 2.2.1 OSCILLATOR MODES AND USB OPERATION

Because of the unique requirements of the USB module, a different approach to clock operation is necessary. In previous PIC[®] devices, all core and peripheral clocks were driven by a single oscillator source; the usual sources were primary, secondary or the internal oscillator. With PIC18F2455/2550/4455/4550 devices, the primary oscillator becomes part of the USB module and cannot be associated to any other clock source. Thus, the USB module must be clocked from the primary clock source; however, the microcontroller core and other peripherals can be separately clocked from the secondary or internal oscillators as before.

Because of the timing requirements imposed by USB, an internal clock of either 6 MHz or 48 MHz is required while the USB module is enabled. Fortunately, the microcontroller and other peripherals are not required to run at this clock speed when using the primary oscillator. There are numerous options to achieve the USB module clock requirement and still provide flexibility for clocking the rest of the device from the primary oscillator source. These are detailed in **Section 2.3 "Oscillator Settings for USB"**.

PIC18F2455/2550/4455/4550




FIGURE 2-1: PIC18F2455/2550/4455/4550 CLOCK DIAGRAM


2.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In HS, HSPLL, XT and XTPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-2 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-
	quency out of the crystal manufacturer's
	specifications.

FIGURE 2-2: CRYSTAL/CERAMIC RESONATOR OPERATION (XT, HS OR HSPLL CONFIGURATION)



3: RF varies with the oscillator mode chosen.

TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode	Freq	OSC1	OSC2			
ХТ	4.0 MHz	33 pF	33 pF			
HS	8.0 MHz 16.0 MHz	27 pF 22 pF	27 pF 22 pF			

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These** values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 2-2 for additional information.

Resonators Used:						
4.0 MHz						
8.0 MHz						
16.0 MHz						

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Typical Capacitor Values Tested:		
	Freq	C1	C2	
XT	4 MHz	27 pF	27 pF	
HS	4 MHz	27 pF	27 pF	
	8 MHz	22 pF	22 pF	
	20 MHz	15 pF	15 pF	

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.


See the notes following this table for additional information.

Crystals Used:					
4 MHz					
8 MHz					
20 MHz					

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Rs may be required to avoid overdriving crystals with low drive level specification.
 - **5:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An internal postscaler allows users to select a clock frequency other than that of the crystal or resonator. Frequency division is determined by the CPUDIV Configuration bits. Users may select a clock frequency of the oscillator frequency, or 1/2, 1/3 or 1/4 of the frequency.


An external clock may also be used when the microcontroller is in HS Oscillator mode. In this case, the OSC2/CLKO pin is left open (Figure 2-3).



2.2.3 EXTERNAL CLOCK INPUT

The EC, ECIO, ECPLL and ECPIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC and ECPLL Oscillator modes, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.



The ECIO and ECPIO Oscillator modes function like the EC and ECPLL modes, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-5: EXTERNAL CLOCK INPUT OPERATION (ECIO AND ECPIO CONFIGURATION)



The internal postscaler for reducing clock frequency in XT and HS modes is also available in EC and ECIO modes.

2.2.4 PLL FREQUENCY MULTIPLIER


PIC18F2455/2550/4255/4550 devices include a Phase Locked Loop (PLL) circuit. This is provided specifically for USB applications with lower speed oscillators and can also be used as a microcontroller clock source.

The PLL is enabled in HSPLL, XTPLL, ECPLL and ECPIO Oscillator modes. It is designed to produce a fixed 96 MHz reference clock from a fixed 4 MHz input. The output can then be divided and used for both the USB and the microcontroller core clock. Because the PLL has a fixed frequency input and output, there are eight prescaling options to match the oscillator input frequency to the PLL.

There is also a separate postscaler option for deriving the microcontroller clock from the PLL. This allows the USB peripheral and microcontroller to use the same oscillator input and still operate at different clock speeds. In contrast to the postscaler for XT, HS and EC modes, the available options are 1/2, 1/3, 1/4 and 1/6 of the PLL output.

The HSPLL, ECPLL and ECPIO modes make use of the HS mode oscillator for frequencies up to 48 MHz. The prescaler divides the oscillator input by up to 12 to produce the 4 MHz drive for the PLL. The XTPLL mode can only use an input frequency of 4 MHz which drives the PLL directly.

FIGURE 2-6: PLL BLOCK DIAGRAM (HS MODE)



2.2.5 INTERNAL OSCILLATOR BLOCK

The PIC18F2455/2550/4455/4550 devices include an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. If the USB peripheral is not used, the internal oscillator may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source which can be used to directly drive the device clock. It also drives the INTOSC postscaler which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC) which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 25.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 32).

2.2.5.1 Internal Oscillator Modes

When the internal oscillator is used as the microcontroller clock source, one of the other oscillator modes (External Clock or External Crystal/Resonator) must be used as the USB clock source. The choice of the USB clock source is determined by the particular internal oscillator mode.

There are four distinct modes available:

- 1. INTHS mode: The USB clock is provided by the oscillator in HS mode.
- 2. INTXT mode: The USB clock is provided by the oscillator in XT mode.
- INTCKO mode: The USB clock is provided by an external clock input on OSC1/CLKI; the OSC2/ CLKO pin outputs FOSC/4.
- INTIO mode: The USB clock is provided by an external clock input on OSC1/CLKI; the OSC2/ CLKO pin functions as a digital I/O (RA6).

Of these four modes, only INTIO mode frees up an additional pin (OSC2/CLKO/RA6) for port I/O use.

2.2.5.2 OSCTUNE Register

The internal oscillator's output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately, $8 * 32 \ \mu s = 256 \ \mu s$). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

The OSCTUNE register also contains the INTSRC bit. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.4.1 "Oscillator Control Register**".

2.2.5.3 Internal Oscillator Output Frequency and Drift

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways.

The low-frequency INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC and vice versa.

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC			TUN4	TUN3	TUN2	TUN1	TUN0
bit 7		•				- -	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7 bit 6-5 bit 4-0	1 = 31.25 kHz 0 = 31 kHz de Unimplemen TUN4:TUN0:	rnal Oscillator I z device clock c evice clock deri ted: Read as '(Frequency Tur imum frequenc	derived from 8 ved directly fr o' hing bits	3 MHz INTOSC	source (divide-	-by-256 enable	d)
	• 00001 00000 = Cent 11111 •	•	Dscillator mod	dule is running	at the calibrated	d frequency.	

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

2.2.5.4 Compensating for INTOSC Drift

It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. When using the EUSART, for example, an adjustment may be required when it begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSCTUNE to increase the clock frequency.

It is also possible to verify device clock speed against a reference clock. Two timers may be used: one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator. Both timers are cleared but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

Finally, a CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast; to compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow; to compensate, increment the OSCTUNE register.

2.3 Oscillator Settings for USB

When the PIC18F4550 is used for USB connectivity, it must have either a 6 MHz or 48 MHz clock for USB operation, depending on whether Low-Speed or Full-Speed mode is being used. This may require some forethought in selecting an oscillator frequency and programming the device.

The full range of possible oscillator configurations compatible with USB operation is shown in Table 2-3.

2.3.1 LOW-SPEED OPERATION

The USB clock for Low-Speed mode is derived from the primary oscillator chain and not directly from the PLL. It is divided by 4 to produce the actual 6 MHz clock. Because of this, the microcontroller can only use a clock frequency of 24 MHz when the USB module is active and the controller clock source is one of the primary oscillator modes (XT, HS or EC, with or without the PLL).

This restriction does not apply if the microcontroller clock source is the secondary oscillator or internal oscillator block.

2.3.2 RUNNING DIFFERENT USB AND MICROCONTROLLER CLOCKS

The USB module, in either mode, can run asynchronously with respect to the microcontroller core and other peripherals. This means that applications can use the primary oscillator for the USB clock while the microcontroller runs from a separate clock source at a lower speed. If it is necessary to run the entire application from only one clock source, full-speed operation provides a greater selection of microcontroller clock frequencies.

Input Oscillator Frequency	PLL Division (PLLDIV2:PLLDIV0)	Clock Mode (FOSC3:FOSC0)	MCU Clock Division (CPUDIV1:CPUDIV0)	Microcontroller Clock Frequency
48 MHz	N/A ⁽¹⁾	EC, ECIO	None (00)	48 MHz
			÷2(01)	24 MHz
			÷3 (10)	16 MHz
			÷4 (11)	12 MHz
48 MHz	÷12 (111)	EC, ECIO	None (00)	48 MHz
			÷2(01)	24 MHz
			÷3 (10)	16 MHz
			÷4 (11)	12 MHz
		ECPLL, ECPIO	÷2 (00)	48 MHz
			÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz
40 MHz	÷10 (110)	EC, ECIO	None (00)	40 MHz
			÷2(01)	20 MHz
			÷3(10)	13.33 MHz
			÷4 (11)	10 MHz
		ECPLL, ECPIO	÷2 (00)	48 MHz
			÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz
24 MHz	÷6(101)	HS, EC, ECIO	None (00)	24 MHz
			÷2(01)	12 MHz
			÷3(10)	8 MHz
			÷4 (11)	6 MHz
		HSPLL, ECPLL, ECPIO	÷2 (00)	48 MHz
			÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz

TABLE 2-3:OSCILLATOR CONFIGURATION OPTIONS FOR USB OPERATION

Legend: All clock frequencies, except 24 MHz, are exclusively associated with full-speed USB operation (USB clock of 48 MHz). Bold is used to highlight clock selections that are compatible with low-speed USB operation (system clock of 24 MHz, USB clock of 6 MHz).

Note 1: Only valid when the USBDIV Configuration bit is cleared.

Input Oscillator Frequency	PLL Division (PLLDIV2:PLLDIV0)	Clock Mode (FOSC3:FOSC0)	MCU Clock Division (CPUDIV1:CPUDIV0)	Microcontroller Clock Frequency
20 MHz	÷5 (100)	HS, EC, ECIO	None (00)	20 MHz
			÷2(01)	10 MHz
			÷3(10)	6.67 MHz
			÷4 (11)	5 MHz
		HSPLL, ECPLL, ECPIO	÷2 (00)	48 MHz
			÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz
16 MHz	÷4(011)	HS, EC, ECIO	None (00)	16 MHz
			÷2(01)	8 MHz
			÷3 (10)	5.33 MHz
			÷4 (11)	4 MHz
		HSPLL, ECPLL, ECPIO	÷2 (00)	48 MHz
			÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz
12 MHz	÷3(010)	HS, EC, ECIO	None (00)	12 MHz
			÷2(01)	6 MHz
			÷3(10)	4 MHz
			÷4 (11)	3 MHz
		HSPLL, ECPLL, ECPIO	÷2 (00)	48 MHz
			÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz
8 MHz	÷2(001)	HS, EC, ECIO	None (00)	8 MHz
			÷2(01)	4 MHz
			÷3 (10)	2.67 MHz
			÷4 (11)	2 MHz
		HSPLL, ECPLL, ECPIO	÷2 (00)	48 MHz
			÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz
4 MHz	÷1 (000)	XT, HS, EC, ECIO	None (00)	4 MHz
			÷2(01)	2 MHz
			÷3 (10)	1.33 MHz
			÷4 (11)	1 MHz
		HSPLL, ECPLL, XTPLL,	÷2 (00)	48 MHz
		ECPIO	÷3(01)	32 MHz
			÷4 (10)	24 MHz
			÷6 (11)	16 MHz

TABLE 2-3: OSCILLATOR CONFIGURATION OPTIONS FOR USB OPERATION (CONTINUED)

Legend: All clock frequencies, except 24 MHz, are exclusively associated with full-speed USB operation (USB clock of 48 MHz). Bold is used to highlight clock selections that are compatible with low-speed USB operation (system clock of 24 MHz, USB clock of 6 MHz).

Note 1: Only valid when the USBDIV Configuration bit is cleared.

2.4 Clock Sources and Oscillator Switching

Like previous PIC18 enhanced devices, the PIC18F2455/2550/4455/4550 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F2455/2550/4455/4550 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F2455/2550/4455/4550 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock. Most often, a 32.768 kHz watch crystal is connected between the RC0/T10S0/T13CKI and RC1/T10SI/UOE pins. Like the XT and HS oscillator mode circuits, loading capacitors are also connected from each pin to ground. The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator**".

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

2.4.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC3:FOSC0 Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Frequency Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When an output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by enabling the divide-by-256 output of the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode, or one of the Idle modes, when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable prior to switching to it as the clock source; otherwise, a very long delay may occur while the Timer1 oscillator starts.

2.4.2 OSCILLATOR TRANSITIONS

-n = Value at POR

PIC18F2455/2550/4455/4550 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the

sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

x = Bit is unknown

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

'1' = Bit is set

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
Legend:							
bit 7							bit 0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0

'0' = Bit is cleared

bit 7	IDLEN: Idle Enable bit
	1 = Device enters Idle mode on SLEEP instruction
	0 = Device enters Sleep mode on SLEEP instruction
bit 6-4	IRCF2:IRCF0: Internal Oscillator Frequency Select bits
	111 = 8 MHz (INTOSC drives clock directly)
	110 = 4 MHz
	101 = 2 MHz
	$100 = 1 \text{ MHz}^{(3)}$
	011 = 500 kHz
	010 = 250 kHz
	001 = 125 kHz
	000 = 31 kHz (from either INTOSC/256 or INTRC directly) ⁽²⁾
bit 3	OSTS: Oscillator Start-up Time-out Status bit ⁽¹⁾
	1 = Oscillator Start-up Timer time-out has expired; primary oscillator is running
	0 = Oscillator Start-up Timer time-out is running; primary oscillator is not ready
bit 2	IOFS: INTOSC Frequency Stable bit
	1 = INTOSC frequency is stable
	0 = INTOSC frequency is not stable
bit 1-0	SCS1:SCS0: System Clock Select bits
	1x = Internal oscillator
	01 = Timer1 oscillator
	00 = Primary oscillator
Note 1: D	epends on the state of the IESO Configuration bit.

- 2: Source selected by the INTSRC bit (OSCTUNE<7>), see text.
- 3: Default output frequency of INTOSC on Reset.

2.5 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. Unless the USB module is enabled, the OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features regardless of the power-managed mode (see Section 25.2 "Watchdog Timer (WDT)", Section 25.3 "Two-Speed Start-up" and Section 25.4 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output.

Regardless of the Run or Idle mode selected, the USB clock source will continue to operate. If the device is operating from a crystal or resonator-based oscillator, that oscillator will continue to clock the USB module. The core and all other modules will switch to the new clock source.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Sleep mode should never be invoked while the USB module is operating and connected. The only exception is when the device has been issued a "Suspend"

command over the USB. Once the module has suspended operation and shifted to a low-power state, the microcontroller may be safely put into Sleep mode.

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 28.2 "DC Characteristics: Power-Down and Supply Current".

2.6 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 28-12). It is enabled by clearing (= 0) the PWRTEN Configuration bit.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of interval, TCSD (parameter 38, Table 28-12), following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC or internal oscillator modes are used as the primary clock source.

Oscillator Mode	OSC1 Pin	OSC2 Pin				
INTCKO	Floating, pulled by external clock	At logic low (clock/4 output)				
INTIO	Floating, pulled by external clock	Configured as PORTA, bit 6				
ECIO, ECPIO	Floating, pulled by external clock	Configured as PORTA, bit 6				
EC	Floating, pulled by external clock	At logic low (clock/4 output)				
XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level				

TABLE 2-4: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in **Section 4.0** "**Reset**" for time-outs due to Sleep and MCLR Reset.

NOTES:

3.0 POWER-MANAGED MODES

PIC18F2455/2550/4455/4550 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PIC[®] devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- The primary clock, as defined by the FOSC3:FOSC0 Configuration bits
- The secondary clock (the Timer1 oscillator)
- The internal oscillator block (for RC modes)

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 3.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

TABLE 5-1. FOWER-MANAGED MODES											
Mada	osc	CON Bits	Modul	e Clocking	Available Clock and Occillator Source						
Mode	IDLEN ⁽¹⁾	SCS1:SCS0	CPU	Peripherals	Available Clock and Oscillator Source						
Sleep	0	N/A	Off	Off	None – all clocks are disabled						
PRI_RUN	N/A	00	Clocked	Clocked	Primary – all oscillator modes. This is the normal full power execution mode.						
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 oscillator						
RC_RUN	N/A	lx	Clocked	Clocked	Internal oscillator block ⁽²⁾						
PRI_IDLE	1	00	Off	Clocked	Primary – all oscillator modes						
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 oscillator						
RC_IDLE	1	lx	Off	Clocked	Internal oscillator block ⁽²⁾						

TABLE 3-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 Configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another RC power-managed mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode, or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see **Section 25.3** "**Two-Speed Start-up**" for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.4.1** "**Oscillator Control Register**").


3.2.2 SEC_RUN MODE


The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.





3.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer; the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between the PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended. This mode is entered by setting SCS1 to '1'. Although it is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.


Note:	Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is
	possible to select a higher clock speed
	than is supported by the low VDD.
	Improper device operation may result if
	the VDD/FOSC specifications are violated.

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.


If the IRCF bits are changed from all clear (thus, enabling the INTOSC output), or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST.

If the IRCF bits were previously at a non-zero value or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set. On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.









3.3 Sleep Mode

The power-managed Sleep mode in the PIC18F2455/2550/4455/4550 devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 25.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TcsD (parameter 38, Table 28-12) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.

FIGURE 3-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE





FIGURE 3-6: TRANSITION TIMING FOR WAKE FROM SLEEP (HSPLL)



3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation, with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS1:SCS0 to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.


When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 3-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE Q1 Q2 Q3 Q4 Q1 OSC1 OSC1

PC +

FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



Program

Counter

3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 28-12). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode, to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 25.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see **Section 25.3 "Two-Speed Start-up"**) or Fail-Safe Clock Monitor (see **Section 25.4 "Fail-Safe Clock Monitor"**) is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is not any of the XT or HS modes.

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (EC and any internal oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Microcontroller	Clock Source	Exit Dolov	Clock Ready Status	
Before Wake-up	After Wake-up	Exit Delay	Bit (OSCCON)	
	XT, HS			
Primary Device Clock	XTPLL, HSPLL	None	OSTS	
(PRI_IDLE mode)	EC	None		
	INTOSC ⁽³⁾		IOFS	
	XT, HS	Tost ⁽⁴⁾		
T1OSC or INTRC ⁽¹⁾	XTPLL, HSPLL	Tos⊤ + t _{rc} (4)	OSTS	
	EC	TCSD ⁽²⁾		
	INTOSC ⁽³⁾	TIOBST ⁽⁵⁾	IOFS	
	XT, HS	Tost ⁽⁴⁾		
INTOSC ⁽³⁾	XTPLL, HSPLL	Tos⊤ + t _{rc} (4)	OSTS	
INTOSC()	EC	TCSD ⁽²⁾		
	INTOSC ⁽³⁾	None	IOFS	
	XT, HS	Tost ⁽⁴⁾		
None	XTPLL, HSPLL	Tos⊤ + t _{rc} ⁽⁴⁾	OSTS	
(Sleep mode)	EC	TCSD ⁽²⁾		
	INTOSC ⁽³⁾	TIOBST ⁽⁵⁾	IOFS	

Note 1: In this instance, refers specifically to the 31 kHz INTRC clock source.

2: TCSD (parameter 38, Table 28-12) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see Section 3.4 "Idle Modes").

3: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

4: TOST is the Oscillator Start-up Timer period (parameter 32, Table 28-12). t_{rc} is the PLL lock time-out (parameter F12, Table 28-9); it is also designated as TPLL.

5: Execution continues during TIOBST (parameter 39, Table 28-12), the INTOSC stabilization period.

4.0 RESET

The PIC18F2455/2550/4455/4550 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 25.2 "Watchdog Timer (WDT)". A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6** "**Reset State of Registers**".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".





R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0			
IPEN	SBOREN	_	RI	TO	PD	POR	BOR			
bit 7							bit			
L a m a m al i										
Legend: R = Readable	hit	W = Writable	> hit	II – I Inimpler	nented bit, rea	ad as 'N'				
-n = Value at		'1' = Bit is set		0' = Bit is cle		x = Bit is unkn	own			
bit 7	IPEN: Interru	ot Priority Ena	ıble bit							
	1 = Enable pr					-1 -)				
L:4.0	0 = Disable p	-		IC16CXXX Co	mpationity mod	ue)				
bit 6										
	<u>If BOREN1:B</u> 1 = BOR is er									
	0 = BOR is di									
	If BOREN1:B	<u>OREN0 = 00,</u>	10 or 11:							
	Bit is disabled	l and read as	'0'.							
bit 5	Unimplemen	ted: Read as	'0'							
bit 4	RI: RESET Instruction Flag bit									
	 1 = The RESET instruction was not executed (set by firmware only) 0 = The RESET instruction was executed causing a device Reset (must be set in software after a 									
		ut Reset occu		a causing a de	vice Reset (ii	nust de set in so	itware alter			
bit 3	TO: Watchdo		,							
Sit 0				or SLEEP instr	uction					
	0 = A WDT ti			0. 2222101						
bit 2	PD: Power-D	own Detectior	n Flag bit							
			the CLRWDT in							
			SLEEP instru	ction						
bit 1	POR: Power-									
				(set by firmware						
bit 0	$\overline{\mathbf{BOR}}$: Brown-		-	e set in software	e aller a Powe	er-on Reset occur	5)			
DIEU				(set by firmwar						
						/n-out Reset occu	urs)			
Note 1: If S	SBOREN is enal	oled, its Rese	t state is '1'; ot	herwise, it is '0	,					
						See the notes fol	lowing this			
	gister and Section						-			
Note 1: It	is recommended	that the POF	R bit be set after	er a Power-on F	Reset has bee	en detected so that	at subsequer			
	ower-on Resets									

REGISTER 4-1: RCON: RESET CONTROL REGISTER

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

4.2 Master Clear Reset (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

In PIC18F2455/2550/4455/4550 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 10.5** "**PORTE, TRISE and LATE Registers**" for more information.

4.3 **Power-on Reset (POR)**


A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004, **Section 28.1 "DC Characteristics"**). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the \overrightarrow{POR} bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. \overrightarrow{POR} is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR. FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - **2:** $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: $\underline{R1 \ge 1} \ \underline{k\Omega}$ will limit any current flowing into \underline{MCLR} from external capacitor C, in the event of \underline{MCLR} /VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

4.4 Brown-out Reset (BOR)

PIC18F2455/2550/4455/4550 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0 except '00'), any drop of VDD below VBOR (parameter D005, **Section 28.1 "DC Characteristics"**) for greater than TBOR (parameter 35, Table 28-12) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33, Table 28-12). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the BOR Reset voltage level is still set by
	the BORV1:BORV0 Configuration bits. It
	cannot be changed in software.

4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. IF BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Configuration		Status of	
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR enabled in software; operation controlled by SBOREN.
1	0	Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.
1	1	Unavailable	BOR enabled in hardware; must be disabled by reprogramming the Configuration bits.

4.5 Device Reset Timers

PIC18F2455/2550/4455/4550 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of the PIC18F2455/2550/ 4455/4550 devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip to chip due to temperature and process variation. See DC parameter 33 (Table 28-12) for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33, Table 28-12). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, HS and HSPLL modes and only on Power-on Reset or on exit from most power-managed modes.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR condition has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT mode. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, all time-outs will expire. Bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Oscillator	Power-up ⁽²⁾ an	Exit from		
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode	
HS, XT	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc	
HSPLL, XTPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	
EC, ECIO	66 ms ⁽¹⁾	_	—	
ECPLL, ECPIO	66 ms ⁽¹⁾ + 2 ms ⁽²⁾	2 ms ⁽²⁾	2 ms ⁽²⁾	
INTIO, INTCKO	66 ms ⁽¹⁾		—	
INTHS, INTXT	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc	

TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

PIC18F2455/2550/4455/4550







FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1









4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , PD, POR and BOR, are set or cleared differently in different Reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

Condition	Program		RCC		STKPTR Register				
Condition	Counter	SBOREN	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET Instruction	0000h	u (2)	0	u	u	u	u	u	u
Brown-out	0000h	u (2)	1	1	1	u	0	u	u
MCLR during Power-Managed Run modes	0000h	u (2)	u	1	u	u	u	u	u
MCLR during Power-Managed Idle modes and Sleep mode	0000h	_ປ (2)	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power-Managed Run modes	0000h	u (2)	u	0	u	u	u	u	u
MCLR during Full Power Execution	0000h	_ປ (2)	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	ս (2)	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u (2)	u	u	u	u	u	u	1
WDT Time-out during Power-Managed Idle or Sleep modes	PC + 2	ս (2)	u	0	0	u	u	u	u
Interrupt Exit from Power-Managed modes	PC + 2 ⁽¹⁾	u (2)	u	u	0	u	u	u	u

TABLE 4-3: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

Register				DITIONS FOR ALL R Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
TOSU	2455	2550	4455	4550	0 0000	0 0000	0 uuuu (1)
TOSH	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu (1)
TOSL	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu (1)
STKPTR	2455	2550	4455	4550	00-0 0000	uu-0 0000	uu-u uuuu (1)
PCLATU	2455	2550	4455	4550	0 0000	0 0000	u uuuu
PCLATH	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
PCL	2455	2550	4455	4550	0000 0000	0000 0000	PC + 2 ⁽³⁾
TBLPTRU	2455	2550	4455	4550	00 0000	00 0000	uu uuuu
TBLPTRH	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
TABLAT	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
PRODH	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu
PRODL	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu
INTCON	2455	2550	4455	4550	0000 000x	0000 000u	uuuu uuuu (2)
INTCON2	2455	2550	4455	4550	1111 -1-1	1111 -1-1	uuuu -u-u (2)
INTCON3	2455	2550	4455	4550	11-0 0-00	11-0 0-00	uu-u u-uu (2)
INDF0	2455	2550	4455	4550	N/A	N/A	N/A
POSTINC0	2455	2550	4455	4550	N/A	N/A	N/A
POSTDEC0	2455	2550	4455	4550	N/A	N/A	N/A
PREINC0	2455	2550	4455	4550	N/A	N/A	N/A
PLUSW0	2455	2550	4455	4550	N/A	N/A	N/A
FSR0H	2455	2550	4455	4550	0000	0000	uuuu
FSR0L	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu
WREG	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu
INDF1	2455	2550	4455	4550	N/A	N/A	N/A
POSTINC1	2455	2550	4455	4550	N/A	N/A	N/A
POSTDEC1	2455	2550	4455	4550	N/A	N/A	N/A
PREINC1	2455	2550	4455	4550	N/A	N/A	N/A
PLUSW1	2455	2550	4455	4550	N/A	N/A	N/A
FSR1H	2455	2550	4455	4550	0000	0000	uuuu
FSR1L	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu
BSR	2455	2550	4455	4550	0000	0000	uuuu

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 4: See Table 4-3 for Reset value for specific condition.
- 5: PORTA<6>, LATA<6> and TRISA<6> are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

PIC18F2455/2550/4455/4550

TABLE 4-4: Register		plicabl			Power-on Reset, Brown-out Reset	EGISTERS (CONTINU MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
INDF2	2455	2550	4455	4550	N/A	N/A	N/A	
POSTINC2	2455	2550	4455	4550	N/A	N/A	N/A	
POSTDEC2	2455	2550	4455	4550	N/A	N/A	N/A	
PREINC2	2455	2550	4455	4550	N/A	N/A	N/A	
PLUSW2	2455	2550	4455	4550	N/A	N/A	N/A	
FSR2H	2455	2550	4455	4550	0000	0000	uuuu	
FSR2L	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu	
STATUS	2455	2550	4455	4550	x xxxx	u uuuu	u uuuu	
TMR0H	2455	2550	4455	4550	0000 0000	0000 0000	սսսս սսսս	
TMR0L	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TOCON	2455	2550	4455	4550	1111 1111	1111 1111	uuuu uuuu	
OSCCON	2455	2550	4455	4550	0100 q000	0100 00q0	uuuu uuqu	
HLVDCON	2455	2550	4455	4550	0-00 0101	0-00 0101	u-uu uuuu	
WDTCON	2455	2550	4455	4550	0	0	u	
RCON ⁽⁴⁾	2455	2550	4455	4550	0q-1 11q0	0q-q qquu	uq-u qquu	
TMR1H	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TMR1L	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu	
T1CON	2455	2550	4455	4550	0000 0000	u0uu uuuu	uuuu uuuu	
TMR2	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu	
PR2	2455	2550	4455	4550	1111 1111	1111 1111	1111 1111	
T2CON	2455	2550	4455	4550	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu	
SSPADD	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu	
SSPCON1	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu	
SSPCON2	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu	
ADRESH	2455	2550	4455	4550	XXXX XXXX	սսսս սսսս	սսսս սսսս	
ADRESL	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu	
ADCON0	2455	2550	4455	4550	00 0000	00 0000	uu uuuu	
ADCON1	2455	2550	4455	4550	00 0qqq	00 0qqq	uu uuuu	
ADCON2	2455	2550	4455	4550	0-00 0000	0-00 0000	u-uu uuuu	

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 4: See Table 4-3 for Reset value for specific condition.
- **5:** PORTA<6>, LATA<6> and TRISA<6> are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
CCPR1H	2455	2550	4455	4550	xxxx xxxx	սսսս սսսս	սսսս սսսս
CCPR1L	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP1CON	2455	2550	4455	4550	00 0000	00 0000	uu uuuu
	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
CCPR2H	2455	2550	4455	4550	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2L	2455	2550	4455	4550	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	2455	2550	4455	4550	0000 0000	0000 0000	սսսս սսսս
BAUDCON	2455	2550	4455	4550	0100 0-00	0100 0-00	uuuu u-uu
ECCP1DEL	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
ECCP1AS	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
CVRCON	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
CMCON	2455	2550	4455	4550	0000 0111	0000 0111	uuuu uuuu
TMR3H	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR3L	2455	2550	4455	4550	xxxx xxxx	uuuu uuuu	uuuu uuuu
T3CON	2455	2550	4455	4550	0000 0000	uuuu uuuu	uuuu uuuu
SPBRGH	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
SPBRG	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
RCREG	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
TXREG	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
TXSTA	2455	2550	4455	4550	0000 0010	0000 0010	uuuu uuuu
RCSTA	2455	2550	4455	4550	0000 000x	0000 000x	uuuu uuuu
EEADR	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
EEDATA	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu
EECON2	2455	2550	4455	4550	0000 0000	0000 0000	0000 0000
EECON1	2455	2550	4455	4550	xx-0 x000	uu-0 u000	uu-0 u000

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 4: See Table 4-3 for Reset value for specific condition.
- 5: PORTA<6>, LATA<6> and TRISA<6> are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

PIC18F2455/2550/4455/4550

Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
IPR2	2455	2550	4455	4550	1111 1111	1111 1111	սսսս սսսս		
PIR2	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu (2)		
PIE2	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu		
IPR1	2455	2550	4455	4550	1111 1111	1111 1111	uuuu uuuu		
	2455	2550	4455	4550	-111 1111	-111 1111	-uuu uuuu		
PIR1	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu (2)		
	2455	2550	4455	4550	-000 0000	-000 0000	-uuu uuuu		
PIE1	2455	2550	4455	4550	0000 0000	0000 0000	uuuu uuuu		
	2455	2550	4455	4550	-000 0000	-000 0000	-uuu uuuu		
OSCTUNE	2455	2550	4455	4550	00 0000	00 0000	uu uuuu		
TRISE	2455	2550	4455	4550	111	111	uuu		
TRISD	2455	2550	4455	4550	1111 1111	1111 1111	սսսս սսսս		
TRISC	2455	2550	4455	4550	11111	11111	uuuuu		
TRISB	2455	2550	4455	4550	1111 1111	1111 1111	uuuu uuuu		
TRISA ⁽⁵⁾	2455	2550	4455	4550	-111 1111 (5)	-111 1111 (5)	-uuu uuuu (5)		
LATE	2455	2550	4455	4550	xxx	uuu	uuu		
LATD	2455	2550	4455	4550	xxxx xxxx	uuuu uuuu	uuuu uuuu		
LATC	2455	2550	4455	4550	xxxxx	uuuuu	uuuuu		
LATB	2455	2550	4455	4550	xxxx xxxx	uuuu uuuu	սսսս սսսս		
LATA ⁽⁵⁾	2455	2550	4455	4550	-xxx xxxx(5)	-uuu uuuu (5)	-uuu uuuu (5)		
PORTE	2455	2550	4455	4550	0 x000	0 x000	u uuuu		
PORTD	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PORTC	2455	2550	4455	4550	xxxx -xxx	uuuu -uuu	uuuu -uuu		
PORTB	2455	2550	4455	4550	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PORTA ⁽⁵⁾	2455	2550	4455	4550	-x0x 0000 (5)	-u0u 0000 (5)	-uuu uuuu (5)		

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

4: See Table 4-3 for Reset value for specific condition.

5: PORTA<6>, LATA<6> and TRISA<6> are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

IADLE 4-4.	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)									
Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt			
UEP15	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP14	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP13	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP12	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP11	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP10	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP9	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP8	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP7	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP6	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP5	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP4	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP3	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP2	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP1	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UEP0	2455	2550	4455	4550	0 0000	0 0000	u uuuu			
UCFG	2455	2550	4455	4550	00-0 0000	00-0 0000	uu-u uuuu			
UADDR	2455	2550	4455	4550	-000 0000	-000 0000	-uuu uuuu			
UCON	2455	2550	4455	4550	-0x0 0x0-	-0x0 000-	-uuu uuu-			
USTAT	2455	2550	4455	4550	-xxx xxx-	-xxx xxx-	-uuu uuu-			
UEIE	2455	2550	4455	4550	00 0000	00 0000	uu uuuu			
UEIR	2455	2550	4455	4550	00 0000	00 0000	uu uuuu			
UIE	2455	2550	4455	4550	-000 0000	-000 0000	-uuu uuuu			
UIR	2455	2550	4455	4550	-000 0000	-000 0000	-uuu uuuu			
UFRMH	2455	2550	4455	4550	xxx	xxx	uuu			
UFRML	2455	2550	4455	4550	xxxx xxxx	xxxx xxxx	սսսս սսսս			
SPPCON	2455	2550	4455	4550	00	00	uu			
SPPEPS	2455	2550	4455	4550	00-0 0000	00-0 0000	uu-u uuuu			
SPPCFG	2455	2550	4455	4550	0000 0000	0000 0000	սսսս սսսս			
SPPDATA	2455	2550	4455	4550	0000 0000	0000 0000	սսսս սսսս			

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 4: See Table 4-3 for Reset value for specific condition.
- 5: PORTA<6>, LATA<6> and TRISA<6> are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

NOTES:

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 7.0 "Data EEPROM Memory"**.


5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2455 and PIC18F4455 each have 24 Kbytes of Flash memory and can store up to 12,288 single-word instructions. The PIC18F2550 and PIC18F4550 each have 32 Kbytes of Flash memory and can store up to 16,384 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18FX455 and PIC18FX550 devices are shown in Figure 5-1.



5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL and GOTO program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.





5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 25.1 "Configuration Bits**" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an								
	underflow has the effect of vectoring the								
	program to the Reset vector, where the								
	stack conditions can be verified and								
	appropriate actions can be taken. This is								
	not the same as a Reset, as the contents								
	of the SFRs are not affected.								

5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

	-I. SINF	IN. STACK P									
R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	_	SP4	SP3	SP2	SP1	SP0				
bit 7							bit				
Legend:		C = Clearable	e bit								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown					
bit 7	STKFUL: Sta	ick Full Flag bit	(1)								
	1 = Stack became full or overflowed										
	0 = Stack has	s not become fu	Ill or overflow	ed							
bit 6	STKUNF: Sta	ack Underflow F	-lag bit ⁽¹⁾								
	1 = Stack underflow occurred										
	0 = Stack und	derflow did not o	occur								
bit 5	Unimplemen	ted: Read as '	0'								
bit 4-0	SP4:SP0: Sta	ack Pointer Loc	ation bits								

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. Each stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
	•	
SUB1	•	
	RETURN, FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF CALL	OFFSET, W TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see **Section 5.1.1** "**Program Counter**").

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 26.0 "Instruction Set Summary" provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program N				000000h
	Byte Locat	ions \rightarrow			000002h
					000004h
		-			000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
		-	F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
		-	F4h	56h	000010h
		-			000012h
		-			000014h

FIGURE 5-4: INSTRUCTIONS IN PROGRAM MEMORY

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence, immediately after the first word, the data in the second word is accessed and

used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note:	See Section 5.5 "Program Memory and
	the Extended Instruction Set" for
	information on two-word instruction in the extended instruction set.

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word
1111 0100 0101 0110	; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word
1111 0100 0101 0110	; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3 ; continue code

EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

5.3 Data Memory Organization

Note:	The operation of some aspects of data								
	memory are changed when the PIC18								
	extended instruction set is enabled. See								
	Section 5.6 "Data Memory and the								
	Extended Instruction Set" for more								
	information.								

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. PIC18F2455/2550/4455/4550 devices implement eight complete banks, for a total of 2048 bytes. Figure 5-5 shows the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.3** "Access Bank" provides a detailed description of the Access RAM.

5.3.1 USB RAM

Banks 4 through 7 of the data memory are actually mapped to special dual port RAM. When the USB module is disabled, the GPRs in these banks are used like any other GPR in the data memory space.

When the USB module is enabled, the memory in these banks is allocated as buffer RAM for USB operation. This area is shared between the microcontroller core and the USB Serial Interface Engine (SIE) and is used to transfer data directly between the two.

It is theoretically possible to use the areas of USB RAM that are not allocated as USB buffers for normal scratchpad memory or other variable storage. In practice, the dynamic nature of buffer allocation makes this risky at best. Additionally, Bank 4 is used for USB buffer management when the module is enabled and should not be used for any other purposes during that time.

Additional information on USB RAM and buffer operation is provided in **Section 17.0** "Universal Serial Bus (USB)".

5.3.2 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.


Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the eight Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory. The eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-6.

Since up to sixteen registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h, while the BSR is 0Fh, will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-5 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.





5.3.3 ACCESS BANK

While the use of the BSR, with an embedded 8-bit address, allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.4 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.5 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM in the data memory space. SFRs start at the top of data memory and extend downward to occupy the top segment of Bank 15, from F60h to FFFh. A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the

peripheral functions. The Reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2455/2550/4455/4550 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	CCPR1H	F9Fh	IPR1	F7Fh	UEP15
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9Eh	PIR1	F7Eh	UEP14
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9Dh	PIE1	F7Dh	UEP13
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR2H	F9Ch	(2)	F7Ch	UEP12
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9Bh	OSCTUNE	F7Bh	UEP11
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	(2)	F7Ah	UEP10
FF9h	PCL	FD9h	FSR2L	FB9h	(2)	F99h	(2)	F79h	UEP9
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	(2)	F78h	UEP8
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL	F97h	(2)	F77h	UEP7
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS	F96h	TRISE ⁽³⁾	F76h	UEP6
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON	F95h	TRISD ⁽³⁾	F75h	UEP5
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC	F74h	UEP4
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	UEP3
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA	F72h	UEP2
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	(2)	F71h	UEP1
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	(2)	F70h	UEP0
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	(2)	F6Fh	UCFG
L		FCEh	TMR1L	FAEh	RCREG	F8Eh	(2)	F6Eh	UADDR
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽³⁾	F6Dh	UCON
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽³⁾	F6Ch	USTAT
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC	F6Bh	UEIE
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB	F6Ah	UEIR
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA	F69h	UIE
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	(2)	F68h	UIR
FE7h	INDF1 ⁽¹⁾	FC7h	SSPSTAT	FA7h	EECON2 ⁽¹⁾	F87h	(2)	F67h	UFRMH
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	(2)	F66h	UFRML
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSPCON2	FA5h	(2)	F85h	(2)	F65h	SPPCON ⁽³⁾
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	(2)	F84h	PORTE	F64h	SPPEPS ⁽³⁾
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	(2)	F83h	PORTD ⁽³⁾	F63h	SPPCFG ⁽³⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	SPPDATA ⁽³⁾
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	(2)
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	(2)

Note 1: Not a physical register.

2: Unimplemented registers are read as '0'.

3: These registers are implemented only on 40/44-pin devices.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
TOSU	_	_	_	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	51, 58
TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						0000 0000	51, 58
TOSL	Top-of-Stack	Low Byte (TOS	S<7:0>)						0000 0000	51, 58
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	51, 59
PCLATU	—	_	_	Holding Regis	ster for PC<20	:16>			0 0000	51, 58
PCLATH	Holding Regi	ster for PC<15	:8>						0000 0000	51, 58
PCL	PC Low Byte	(PC<7:0>)							0000 0000	51, 58
TBLPTRU	_	_	bit 21 ⁽¹⁾	Program Mer	nory Table Poi	nter Upper By	te (TBLPTR<2	0:16>)	00 0000	51, 82
TBLPTRH	Program Mer	rogram Memory Table Pointer High Byte (TBLPTR<15:8>)								51, 82
TBLPTRL	Program Mer	ogram Memory Table Pointer Low Byte (TBLPTR<7:0>)								51, 82
TABLAT	Program Mer	nory Table Late	ch						0000 0000	51, 82
PRODH	Product Regi	ster High Byte							XXXX XXXX	51, 95
PRODL	Product Regi	ster Low Byte				_	_		XXXX XXXX	51, 95
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	51, 99
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	51, 100
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	51, 101
INDF0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 not	changed (not a	a physical regi	ster)	N/A	51, 73
POSTINC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 post	-incremented	(not a physica	l register)	N/A	51, 74
POSTDEC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 post	-decremented	(not a physica	al register)	N/A	51, 74
PREINC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 pre-	incremented (not a physical	register)	N/A	51, 74
PLUSW0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value of FSR0 offset by W							register) –	N/A	51, 74
FSR0H	—		—	—	Indirect Data	Memory Addre	ess Pointer 0 I	ligh Byte	0000	51, 73
FSR0L	Indirect Data	Memory Addre	ess Pointer 0 L	_ow Byte					xxxx xxxx	51, 73
WREG	Working Reg	ster							xxxx xxxx	51
INDF1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 not	changed (not a	a physical regi	ster)	N/A	51, 73
POSTINC1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 post	-incremented	(not a physica	l register)	N/A	51, 74
POSTDEC1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 post	-decremented	(not a physica	al register)	N/A	51, 74
PREINC1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 pre-	incremented (not a physical	register)	N/A	51, 74
PLUSW1	Uses content value of FSR	s of FSR1 to a 1 offset by W	ddress data m	emory – value	e of FSR1 pre-	incremented (not a physical	register) –	N/A	51, 74
FSR1H	—	—	—	—	Indirect Data	Memory Addre	ess Pointer 1 I	ligh Byte	0000	51, 73
FSR1L	Indirect Data	Memory Addre	ess Pointer 1 l	ow Byte	r				XXXX XXXX	51, 73
BSR	—	—	—	—	Bank Select I	Register			0000	52, 63
INDF2	Uses content	s of FSR2 to a	ddress data m	nemory – value	e of FSR2 not	changed (not a	a physical regi	ster)	N/A	52, 73
POSTINC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	e of FSR2 post	-incremented	(not a physica	l register)	N/A	52, 74
POSTDEC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	e of FSR2 post	-decremented	(not a physica	al register)	N/A	52, 74
PREINC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	e of FSR2 pre-	incremented (not a physical	register)	N/A	52, 74
PLUSW2	Uses content value of FSR	s of FSR2 to a 2 offset by W	ddress data m	nemory – value	e of FSR2 pre-	incremented (not a physical	register) –	N/A	52, 74
FSR2H	—	—	—	—	Indirect Data	Memory Addre	ess Pointer 2 I	ligh Byte	0000	52, 73
FSR2L	Indirect Data	Memory Addre	ess Pointer 2 l	ow Byte					XXXX XXXX	52, 73
STATUS	—	—	_	N	OV	Z	DC	С	x xxxx	52, 71
TMR0H	Timer0 Regis	ter High Byte							0000 0000	52, 127
	I	tor Low Dut							1	E0 107
TMR0L	Timer0 Regis	ter Low Byte							XXXX XXXX	52, 127

TARI E 5-2. REGISTER EILE SUMMARY (PIC18E2455/2550/4455/4550)

Note Bit 21 of the TBLPTRU allows access to the device Configuration bits. 1:

The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'. 2:

3: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled, all of the associated bits read '0'. 4:

5: RE3 is only available as a port pin when the MCLRE Configuration bit is clear; otherwise, the bit reads as '0'.

RC5 and RC4 are only available as port pins when the USB module is disabled (UCON<3> = 0). 6:

7: I²C Slave mode only.

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2455/2550/4455/4550) (CONTINUED)										
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	52, 32
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	52, 279
WDTCON	_	_	_	_	_	_	_	SWDTEN	0	52, 298
RCON	IPEN	SBOREN ⁽²⁾	_	RI	то	PD	POR	BOR	0q-1 11q0	52, 44
TMR1H	Timer1 Regis	ter High Byte							xxxx xxxx	52, 133
TMR1L	Timer1 Regis	ter Low Byte							xxxx xxxx	52, 133
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	52, 129
TMR2	Timer2 Regis	ter							0000 0000	52, 136
PR2	Timer2 Period Register									52, 136
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52, 135
SSPBUF	MSSP Receiv	ve Buffer/Trans	smit Register						XXXX XXXX	52, 194, 202
SSPADD	MSSP Addre	ss Register in	I ² C™ Slave m	ode. MSSP Ba	aud Rate Relo	ad Register in	I ² C [™] Master	mode.	0000 0000	52, 202
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	52, 194, 203
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	52, 195, 204
SSPCON2	GCEN	ACKSTAT	ACKDT/ ADMSK5 ⁽⁷⁾	ACKEN/ ADMSK4 ⁽⁷⁾	RCEN/ ADMSK3 ⁽⁷⁾	PEN/ ADMSK2 ⁽⁷⁾	RSEN/ ADMSK1 ⁽⁷⁾	SEN	0000 0000	52, 205
ADRESH	A/D Result R	egister High B	yte						XXXX XXXX	52, 268
ADRESL	A/D Result R	egister Low By	/te						XXXX XXXX	52, 268
ADCON0	_	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	52, 259
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	52, 260
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	52, 261
CCPR1H	Capture/Com	pare/PWM Re	gister 1 High E	Byte					XXXX XXXX	53, 142
CCPR1L	Capture/Com	pare/PWM Re	gister 1 Low B	Byte					xxxx xxxx	53, 142
CCP1CON	P1M1 ⁽³⁾	P1M0 ⁽³⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	53, 141, 149
CCPR2H	Capture/Compare/PWM Register 2 High Byte									53, 142
CCPR2L	Capture/Compare/PWM Register 2 Low Byte									53, 142
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	53, 141
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	0100 0-00	53, 240
ECCP1DEL	PRSEN	PDC6 ⁽³⁾	PDC5 ⁽³⁾	PDC4 ⁽³⁾	PDC3 ⁽³⁾	PDC2 ⁽³⁾	PDC1 ⁽³⁾	PDC0 ⁽³⁾	0000 0000	53, 158
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽³⁾	PSSBD0 ⁽³⁾	0000 0000	53, 159
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	53, 275
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	53, 269
TMR3H	Timer3 Register High Byte									53, 139
TMR3L	Timer3 Register Low Byte								xxxx xxxx	53, 139
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	53, 137
SPBRGH	EUSART Baud Rate Generator Register High Byte									53, 241
SPBRG	EUSART Bau	ud Rate Gener	ator Register L	ow Byte					0000 0000	53, 241
RCREG	EUSART Receive Register									53, 250
TXREG	EUSART Tra	nsmit Register							0000 0000	53, 247
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	53, 238
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	53, 239

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2455/2550/4455/4550) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the TBLPTRU allows access to the device Configuration bits.

2: The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'.

3: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

4: RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled, all of the associated bits read '0'.

5: RE3 is only available as a port pin when the MCLRE Configuration bit is clear; otherwise, the bit reads as '0'.

6: RC5 and RC4 are only available as port pins when the USB module is disabled (UCON<3> = 0).

7: I²C Slave mode only.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
EEADR	EEPROM Address Register									53, 89
EEDATA	EEPROM Da	ita Register							0000 0000	53, 89
EECON2	EEPROM Co	ntrol Register	2 (not a physic	cal register)					0000 0000	53, 80
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	53, 81
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	1111 1111	54, 107
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	0000 0000	54, 103
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	0000 0000	54, 105
IPR1	SPPIP ⁽³⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	54, 106
PIR1	SPPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	54, 102
PIE1	SPPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	54, 104
OSCTUNE	INTSRC	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	54, 28
TRISE ⁽³⁾	_	_	—	_	—	TRISE2	TRISE1	TRISE0	111	54, 124
TRISD ⁽³⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	54, 122
TRISC	TRISC7	TRISC6	_	_	_	TRISC2	TRISC1	TRISC0	11111	54, 119
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	54, 116
TRISA	_	TRISA6 ⁽⁴⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	-111 1111	54, 113
LATE ⁽³⁾	_	_	_	_	_	LATE2	LATE1	LATE0	xxx	54, 124
LATD ⁽³⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx xxxx	54, 122
LATC	LATC7	LATC6	—	—	_	LATC2	LATC1	LATC0	xxxxx	54, 119
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx xxxx	54, 116
LATA	—	LATA6 ⁽⁴⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	-xxx xxxx	54, 113
PORTE	RDPU ⁽³⁾	_	—	_	RE3 ⁽⁵⁾	RE2 ⁽³⁾	RE1 ⁽³⁾	RE0 ⁽³⁾	0 x000	54, 123
PORTD ⁽³⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	54, 122
PORTC	RC7	RC6	RC5 ⁽⁶⁾	RC4 ⁽⁶⁾	_	RC2	RC1	RC0	xxxx -xxx	54, 119
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	54, 116
PORTA	_	RA6 ⁽⁴⁾	RA5	RA4	RA3	RA2	RA1	RA0	-x0x 0000	54, 113
UEP15	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP14	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP13	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP12	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP11	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP10	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP9	_	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP8	_	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP7	_	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP6	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP5	_	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP4	—	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP3	_	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP2	_	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP1	_	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169
UEP0	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	55, 169

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2455/2550/4455/4550) (CONTINUED)

Legend:

d: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.
 Bit 21 of the TBLPTRU allows access to the device Configuration bits.

Note 1:

2: The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'.

3: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

4: RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled, all of the associated bits read '0'.

5: RE3 is only available as a port pin when the MCLRE Configuration bit is clear; otherwise, the bit reads as '0'.

6: RC5 and RC4 are only available as port pins when the USB module is disabled (UCON<3 > = 0).

7: I²C Slave mode only.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
UCFG	UTEYE	UOEMON	—	UPUEN	UTRDIS	FSEN	PPB1	PPB0	00-0 0000	55, 166
UADDR	_	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	-000 0000	55, 170
UCON	_	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND	_	-0x0 000-	55, 164
USTAT	_	ENDP3	ENDP2	ENDP1	ENDP0	DIR	PPBI	_	-xxx xxx-	55, 168
UEIE	BTSEE	_	—	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE	00 0000	55, 182
UEIR	BTSEF	_	—	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	00 0000	55, 181
UIE	_	SOFIE	STALLIE	IDLEIE	TRNIE	ACTVIE	UERRIE	URSTIE	-000 0000	55, 180
UIR	_	SOFIF	STALLIF	IDLEIF	TRNIF	ACTVIF	UERRIF	URSTIF	-000 0000	55, 178
UFRMH	_	_	—	—	_	FRM10	FRM9	FRM8	xxx	55, 170
UFRML	FRM7	FRM6	FRM5	FRM4	FRM3	FRM2	FRM1	FRM0	xxxx xxxx	55, 170
SPPCON ⁽³⁾	_	_	—	—	_	—	SPPOWN	SPPEN	00	55, 187
SPPEPS ⁽³⁾	RDSPP	WRSPP	—	SPPBUSY	ADDR3	ADDR2	ADDR1	ADDR0	00-0 0000	55, 191
SPPCFG ⁽³⁾	CLKCFG1	CLKCFG0	CSEN	CLK1EN	WS3	WS2	WS1	WS0	0000 0000	55, 188
SPPDATA ⁽³⁾	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	0000 0000	55, 192

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2455/2550/4455/4550) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

1: Bit 21 of the TBLPTRU allows access to the device Configuration bits.

2: The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'.

3: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

4: RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled, all of the associated bits read '0'.

5: RE3 is only available as a port pin when the MCLRE Configuration bit is clear; otherwise, the bit reads as '0'.

6: RC5 and RC4 are only available as port pins when the USB module is disabled (UCON<3> = 0).

7: I²C Slave mode only.

Note

5.3.6 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 26-2 and Table 26-3.

Note: The C and DC bits operate as the Borrow and Digit Borrow bits, respectively, in subtraction.

REGISTER 5-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
_	—	—	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾			
bit 7							bit 0			
Legend: R = Read		W = Writable	hit	LI – Unimplo	monted bit rea	ud ac '0'				
	e at POR	1' = Bit is se		U = Unimplemented b '0' = Bit is cleared		x = Bit is unkr				
-ii – vaiu	earron	1 – Dit 13 36								
bit 7-5	Unimpleme	nted: Read as	'O'							
bit 4	N: Negative	bit								
		This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).								
		 1 = Result was negative 0 = Result was positive 								
		v bit ed for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude s the sign bit (bit 7 of the result) to change state.								
		 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 								
bit 2	Z: Zero bit									
		It of an arithmetic or logic operation is zero It of an arithmetic or logic operation is not zero								
bit 1		arry/ <mark>Borrow</mark> bit ⁽¹ Addlw, Sublw (tructions:						
	1 = A carry-o	out from the 4th	low-order bit	of the result oc	curred					
bit 0	-	 0 = No carry-out from the 4th low-order bit of the result Carry/Borrow bit⁽²⁾ 								
	,	For ADDWF, ADDLW, SUBLW and SUBWF instructions:								
		out from the Mo -out from the N								
Note 1:	For Borrow, the po operand. For rota									
2: For Borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of source register.						of the second				

5.4 Data Addressing Modes

Note:	The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction				
	set is enabled. See Section 5.6 "Data Memory and the Extended Instruction Set" for more information.				

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.6.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct Addressing mode specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.4 "General **Purpose Register File**") or a location in the Access Bank (Section 5.3.3 "Access Bank") as the data source for the instruction.

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.2 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	JE		;	YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers: FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.




FIGURE 5-7: INDIRECT ADDRESSING

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on it stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC: accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC: increments the FSR value by '1', then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register, from FFh to 00h, carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds eight additional two-word commands to the existing PIC18 instruction set: ADDFSR, ADDULNK, CALLW, MOVSF, MOVSS, PUSHL, SUBFSR and SUBULNK. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE


Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is '1') or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-8.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 26.2.1** "Extended Instruction Syntax".

PIC18F2455/2550/4455/4550

FIGURE 5-8: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)




5.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower portion of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.3 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 5-9. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

5.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

FIGURE 5-9: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable, during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 32 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A Bulk Erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5** "**Writing to Flash Program Memory**". Figure 6-2 shows the operation of a table write with program memory and data RAM.


Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 6-1: TABLE READ OPERATION



PIC18F2455/2550/4455/4550

FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see Section 25.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is						
	read as '1'. This can indicate that a write						
	operation was prematurely terminated by						
	a Reset or a write operation was						
	attempted improperly.						

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

REGISTER 6-1: EECON1: DATA EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7							bit 0

Legend:	S = Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit
	1 = Access Flash program memory
	0 = Access data EEPROM memory
bit 6	CFGS: Flash Program/Data EEPROM or Configuration Select bit
	1 = Access Configuration registers
	0 = Access Flash program or data EEPROM memory
bit 5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)
	0 = Perform write-only
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit ⁽¹⁾
	 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt)
	0 = The write operation completed
bit 2	WREN: Flash Program/Data EEPROM Write Enable bit
	1 = Allows write cycles to Flash program/data EEPROM
	0 = Inhibits write cycles to Flash program/data EEPROM
bit 1	WR: Write Control bit
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete
bit 0	RD: Read Control bit
Dit 0	 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)
	0 = Does not initiate an EEPROM read
Note 1:	When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

6.2.2 TABLE LATCH REGISTER (TABLAT)

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TABLE POINTER REGISTER (TBLPTR)

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the five LSbs of the Table Pointer register (TBLPTR<4:0>) determine which of the 32 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 32 bytes is written to. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of the TBLPTR based on Flash program memory operations.

TABLE 6-1:	TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS
IADLE 0-1.	TABLE POINTER OPERATIONS WITH TELED AND TELET INSTRUCTIONS

Example	Operation on Table Pointer	
TBLRD* TBLWT*	TBLPTR is not modified	
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write	
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write	
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write	

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL		Load TBLPTR with the base address of the word
READ WORD				
_	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be Bulk Erased. Word Erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the Row Erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

	MOVLW MOVWF MOVLW MOVWF MOVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	; load TBLPTR with the base ; address of the memory block
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

6.5 Writing to Flash Program Memory

The minimum programming block is 16 words or 32 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 32 holding registers used by the table writes for programming.


Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 32 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 32 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 32 holding registers before executing a write operation.





6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the Row Erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write 32 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Repeat steps 6 through 14 once more to write 64 bytes.
- 15. Verify the memory (table read).

This procedure will require about 8 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 32 bytes in the holding register.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 6-3:	WRITIN	G TO FLASH PROGRA	
	MOVLW	D'64′	; number of bytes in erase block
	MOVWF	COUNTER	· •
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSROH –	· -
	MOVLW	BUFFER ADDR LOW	
	MOVWF	FSROL	
	MOVLW	CODE ADDR UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
READ_BLOCK			
	TBLRD*+		; read into TABLAT, and inc
	MOVF	TABLAT, W	; get data
	MOVWF	POSTINCO	; store data
	DECFSZ	COUNTER	; done?
	BRA	READ_BLOCK	; repeat
MODIFY_WORD			
	MOVLW	DATA_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	DATA_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	NEW_DATA_LOW	; update buffer word
	MOVWF	POSTINCO	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
ERASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Pomirod	MOVLW	55h	, write EEh
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh FECON2	. write OAAb
	MOVWF	EECON2 FECON1 WP	; write OAAh ; start erase (CDU stall)
	BSF	EECON1, WR INTCON, GIE	; start erase (CPU stall) ; re-enable interrupts
	BSF TBLRD*-	THICON, GIE	; dummy read decrement
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVLW MOVWF	FSROH	, point to baller
	MOVWF MOVLW	BUFFER ADDR LOW	
	MOVIW	FSROL	
	MOVLW	D'2'	
	MOVEW	COUNTER1	
WRITE BUFFER BAC			
	MOVLW	D'32'	; number of bytes in holding register
	MOVWF	COUNTER	,
WRITE BYTE TO HRI			
	MOVF	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until buffers are full
	BRA	WRITE WORD TO HREGS	
1			

EXAMPLE 6-3:	WRITING TO FLASH PROGRAM MEMORY (CONTINUED)						
PROGRAM MEMORY							
	BSF	EECON1, EEPGD	; point to Flash program memory				
	BCF	EECON1, CFGS	; access Flash program memory				
	BSF	EECON1, WREN	; enable write to memory				
	BCF	INTCON, GIE	; disable interrupts				
	MOVLW	55h					
Required	MOVWF	EECON2	; write 55h				
Sequence	MOVLW	0AAh					
	MOVWF	EECON2	; write OAAh				
	BSF	EECON1, WR	; start program (CPU stall)				
	DECFSZ	COUNTER1					
	BRA	WRITE_BUFFER_BACK					
	BSF	INTCON, GIE	; re-enable interrupts				
	BCF	EECON1, WREN	; disable write to memory				

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 25.0 "Special Features of the CPU"** for more detail.

6.6 Flash Program Operation During Code Protection

See Section 25.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU	—	—	bit 21 ⁽¹⁾	Program Me	emory Table I	Pointer Uppe	r Byte (TBLP	TR<20:16>)	51
TBLPTRH	Program M	emory Table	e Pointer H	igh Byte (TB	LPTR<15:8:	>)			51
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)								51
TABLAT	Program Memory Table Latch								51
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	51
EECON2	EEPROM Control Register 2 (not a physical register)								53
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	53
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: Bit 21 of the TBLPTRU allows access to the device Configuration bits.

NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space, but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR register holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Table 28-1 in **Section 28.0 "Electrical Characteristics"**) for exact limits.

7.1 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 7-1) is the control register for data and program memory access. Control bit, EEPGD, determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	5 1 1 1 1 1 1
	read as '1'. This can indicate that a write
	operation was prematurely terminated by
	a Reset or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit (PIR2<4>) is set				
	when the write is complete. It must be				
	cleared in software.				

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0					
EEPGD	CFGS	_	FREE	WRERR ⁽¹⁾	WREN	WR	RD					
bit 7	0.00						bit					
Legend:		S = Settable b										
R = Readab		W = Writable I	oit	U = Unimplem		d as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 7	EEPGD: Fla	ash Program or D	ata EEPRO	M Memory Sele	ct bit							
		Flash program m data EEPROM m	•									
bit 6	CFGS: Flas	h Program/Data	EEPROM or	Configuration S	elect bit							
		Configuration re	•									
		Flash program o		OM memory								
bit 5	Unimpleme	Unimplemented: Read as '0'										
bit 4 FREE: Flash Row Erase Enable bit												
	comple	he program memory row addressed by TBLPTR on the next WR command (cleared by tion of erase operation)										
1.11.0	0 = Perforn	•	FERROM									
bit 3		RERR: Flash Program/Data EEPROM Error Flag bit ⁽¹⁾										
		 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt) 										
	•	0 = The write operation completed										
bit 2	WREN: Flas	sh Program/Data	EEPROM W	/rite Enable bit								
	1 = Allows	1 = Allows write cycles to Flash program/data EEPROM										
	0 = Inhibits	0 = Inhibits write cycles to Flash program/data EEPROM										
bit 1	WR: Write C	Control bit										
	(The op The Wi	tes a data EEPROM erase/write cycle or a program memory erase cycle or write cycle operation is self-timed and the bit is cleared by hardware once write is complete. WR bit can only be set (not cleared) in software.)										
1.11.0		ycle to the EEPR	UNI IS COMP	lete								
bit 0	RD: Read C											
	be set (s an EEPROM rea (not cleared) in so ot initiate an EEP	ftware. RD b	•								
		accura the CCD		20 hito oro rot -	loored This a	llowe treates of	4h a awaaw					

REGISTER 7-1: EECON1: DATA EEPROM CONTROL REGISTER 1

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

7.2 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

7.3 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

7.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 7-1: DATA EEPROM READ

MOVLW I	DATA_EE_ADDR	;
MOVWF 1	EEADR	; Lower bits of Data Memory Address to read
BCF 1	EECON1, EEPGD	; Point to DATA memory
BCF 1	EECON1, CFGS	; Access EEPROM
BSF 1	EECON1, RD	; EEPROM Read
MOVF 1	EEDATA, W	; W = EEDATA

EXAMPLE 7-2: DATA EEPROM WRITE

-					
	MOVLW	DATA_EE	_ADDR	;	
	MOVWF	EEADR		;	Lower bits of Data Memory Address to write
	MOVLW	DATA_EE	DATA	;	
	MOVWF	EEDATA		;	Data Memory Value to write
	BCF	EECON1,	EPGD	;	Point to DATA memory
	BCF	EECON1,	CFGS	;	Access EEPROM
	BSF	EECON1,	WREN	;	Enable writes
	BCF	INTCON,	GIE	;	Disable Interrupts
	MOVLW	55h		;	
Required	MOVWF	EECON2		;	Write 55h
Sequence	MOVLW	0AAh		;	
	MOVWF	EECON2		;	Write OAAh
	BSF	EECON1,	WR	;	Set WR bit to begin write
	BSF	INTCON,	GIE	;	Enable Interrupts
				;	User code execution
	BCF	EECON1,	WREN	;	Disable writes on write complete (EEIF set)

7.5 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM regardless of the state of the code-protect Configuration bit. Refer to Section 25.0 "Special Features of the CPU" for additional information.

7.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33, Table 28-12).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

7.7 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124 or D124A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124 or D124A.

	CLRF	EEADR	; Start at address 0
	BCF		
		EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	i
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
EEADR	EEPROM A	EEPROM Address Register							53
EEDATA	EEPROM Data Register								53
EECON2	EEPROM Control Register 2 (not a physical register)								53
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	53
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	i
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 8-2:

8 x 8 SIGNED	MULTIPLY
ROUTINE	

MOVF	ARG1, W		
MULWF	ARG2	;	ARG1 * ARG2 ->
		;	PRODH: PRODL
BTFSC	ARG2, S	в;	Test Sign Bit
SUBWF	PRODH,	F;	PRODH = PRODH
		;	- ARG1
MOVF	ARG2, W		
BTFSC	ARG1, S	в;	Test Sign Bit
SUBWF	PRODH,	F;	PRODH = PRODH
		;	- ARG2

					Time	
Routine	Multiply Method	Program Memory	Cycles		Time	
Routine	multiply method	(Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz
8 x 8 unsigned	Without hardware multiply	13	69	6.9 μs	27.6 µs	69 µs
o x o unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs
8 x 8 signed 16 x 16 unsigned	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 µs
	Hardware multiply	6	6	600 ns	2.4 μs	6 µs
	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs
	Hardware multiply	28	28	2.8 μs	11.2 μs	28 µs
	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 µs

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

EXAMPLE 8-3: 16 x 16 UNSIGNED

MULTIPLY ROUTINE

	MOVE	ARG1L, W	
	MULWF		; ARG1L * ARG2L->
	MOLWF	ARGZL	
			; PRODH:PRODL
	MOVFF		;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	i
		RES1, F	
			; products
		RES2, F	;
		WREG	;
		RES3, F	;
	ADDWIC	RED5, 1	1
;	MOVE	ARG1H, W	
			; ARG1H * ARG2L->
	MOLWF	ARGZL	
	MOME	DDODI M	; PRODH:PRODL
	MOVF		;
	ADDWF		
		PRODH, W	; products
		RES2, F	;
		WREG	;
	ADDWFC	RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		WOL	
	MOVF	ARG1L, W	
	MULWF		; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	
	MOVFF	PRODL, RESO	;
		,	,
'	MOVF	ARG1H, W	
	MULWF		; ARG1H * ARG2H ->
	HOLWI	AROZII	; PRODH:PRODL
	MOVER		
	MOVEE	PRODH, RES3 PRODL, RES2	;
	MOVEE	PRODL, RESZ	i
;	MOUT	ADG11 M	
		ARG1L,W ARG2H	
	MOLWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
		PRODL, W	;
		RES1, F	; Add cross
		PRODH, W	; products
		RES2, F	;
	CLRF		;
	ADDWFC	RES3, F	;
;			
		ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	BTFSS	ARG2H, 7	; ARG2H:ARG2L neg? ; no, check ARG1
	BRA	SIGN_ARG1	; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
		ARG1H, W	;
	SUBWFB	RES3	
;			
SIG	N_ARG1		
	BTFSS	ARG1H, 7	; ARG1H:ARG1L neg?
		CONT_CODE	; ARG1H:ARG1L neg? ; no, done
	MOVF	ARG2L, W	;
	SUBWF	RES2	;
		ARG2H, W	;
	SUBWFB		
;			
, CON	T CODE		
	:		
1			

9.0 INTERRUPTS

The PIC18F2455/2550/4455/4550 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupts will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note:	Do not use the MOVFF instruction to modify
	any of the interrupt control registers while
	any interrupt is enabled. Doing so may
	cause erratic microcontroller behavior.

9.1 USB Interrupts


Unlike other peripherals, the USB module is capable of generating a wide range of interrupts for many types of events. These include several types of normal communication and status events and several module level error events.

To handle these events, the USB module is equipped with its own interrupt logic. The logic functions in a manner similar to the microcontroller level interrupt funnel, with each interrupt source having separate flag and enable bits. All events are funneled to a single device level interrupt, USBIF (PIR2<5>). Unlike the device level interrupt logic, the individual USB interrupt events cannot be individually assigned their own priority. This is determined at the device level interrupt funnel for all USB events by the USBIP bit.

For additional details on USB interrupt logic, refer to **Section 17.5 "USB Interrupts"**.

PIC18F2455/2550/4455/4550





9.2 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
bit 7 bit 7	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF ⁽¹⁾
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit
	When IPEN = 0 :
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
	When IPEN = 1:
	 1 = Enables all high priority interrupts 0 = Disables all high priority interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	When IPEN = 0:
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
	When IPEN = 1:
	 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
bit 0	1 = Enables the TMR0 overflow interrupt
	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	1 = Enables the INT0 external interrupt
	0 = Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)
L:1 4	0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit
	 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾
	1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
	0 = None of the RB7:RB4 pins have changed state

Note 1: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

RBPU bit 7	J INTEDG0	INTEDG1								
bit 7	•		INTEDG2	—	TMR0IP	—	RBIP			
	bit 7 bit (
Legend:										
R = Read	lable bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 7		TB Pull-up Ena								
		TB pull-ups are pull-ups are en		idual part latel						
bit 6		xternal Interrup	-	•	T values					
		•	t o Luge Selet							
	 1 = Interrupt on rising edge 0 = Interrupt on falling edge 									
bit 5	INTEDG1: EX	xternal Interrup	t 1 Edge Seled	ct bit						
		1 = Interrupt on rising edge								
	0 = Interrupt	on falling edge	•							
bit 4		xternal Interrup	t 2 Edge Seleo	ct bit						
		on rising edge on falling edge	9							
bit 3	Unimplemented: Read as '0'									
bit 2	TMR0IP: TM	R0 Overflow In	terrupt Priority	/ bit						
	1 = High pric		1 3							
0 = Low priority										
bit 1	Unimplemer	nted: Read as '	0'							
bit 0	RBIP: RB Pc	ort Change Inter	rupt Priority b	it						
	1 = High pric									
	0 = Low prio	rity								
Note:	Interrupt flag bits enable bit or the g are clear prior to e	lobal interrupt e	enable bit. Use	er software sh	ould ensure the	appropriate int				

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-	1 R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
INT2I	P INT1IP		INT2IE	INT1IE	_	INT2IF	INT1IF		
bit 7							bit 0		
Legend:									
R = Read	able bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'			
-n = Valu	e at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 7	INT2IP: INT2	2 External Interr	upt Priority bi	t					
	1 = High prio								
bit 6	INT1IP: INT1	External Interr	upt Priority bi	t					
1 = High priority0 = Low priority									
bit 5	Unimplemented: Read as '0'								
bit 4	4 INT2IE: INT2 External Interrupt Enable bit								
		the INT2 extern the INT2 extern							
bit 3	INT1IE: INT1	External Interr	upt Enable bi	t					
	 1 = Enables the INT1 external interrupt 0 = Disables the INT1 external interrupt 								
bit 2	Unimplemented: Read as '0'								
bit 1	t 1 INT2IF: INT2 External Interrupt Flag bit								
	 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur 								
bit 0	INT1IF: INT1 External Interrupt Flag bit								
		1 external interr 1 external interr			ed in software)				
Note:	Interrupt flag bits enable bit or the g are clear prior to e	lobal interrupt e	nable bit. Us	er software sho	ould ensure the	appropriate int			

© 2007 Microchip Technology Inc.

9.3 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SPPIF: Streaming Parallel Port Read/Write Interrupt Flag bit ⁽¹⁾
	1 = A read or a write operation has taken place (must be cleared in software)
	0 = No read or write has occurred
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = An A/D conversion completed (must be cleared in software) The A/D conversion is not complete.
bit 5	0 = The A/D conversion is not complete
DIL 5	RCIF: EUSART Receive Interrupt Flag bit 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)
	1 = The EUSART receive bullet, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty
bit 4	TXIF: EUSART Transmit Interrupt Flag bit
	 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full
bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit
	1 = The transmission/reception is complete (must be cleared in software)
	0 = Waiting to transmit/receive
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software)
	0 = No TMR1 register capture occurred
	Compare mode:
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	PWM mode:
	Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	1 = TMR1 register overflowed (must be cleared in software)
	0 = TMR1 register did not overflow

Note 1: This bit is reserved on 28-pin devices; always maintain this bit clear.

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF			
oit 7							bit			
Legend:										
R = Readable		W = Writable		•	nented bit, read					
-n = Value at	POR	'1' = Bit is set '0'		'0' = Bit is cle	'0' = Bit is cleared		nown			
-:- 7		illeter Feil lete	www.t.Elea.bit							
bit 7		cillator Fail Inte	1 0	an abangad ta		he cleared in a	oftwara)			
		clock operating	CIOCK INPUL N	as changed to	INTOSC (musi	be cleared in s	onware)			
bit 6	-	arator Interrupt	Flag bit							
	•	ator input has c	•	be cleared in	software)					
	0 = Compara	ator input has n	ot changed							
oit 5	USBIF: USB Interrupt Flag bit									
		requested an i		t be cleared in	software)					
		nterrupt reques								
oit 4	EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit									
	 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete or has not been started 									
bit 3	BCLIF: Bus Collision Interrupt Flag bit									
	1 = A bus collision has occurred (must be cleared in software)									
	0 = No bus collision occurred									
bit 2	HLVDIF: High/Low-Voltage Detect Interrupt Flag bit									
	 1 = A high/low-voltage condition occurred (must be cleared in software) 0 = No high/low-voltage event has occurred 									
hit 1	-	-								
oit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (must be cleared in software)									
	0 = TMR3 register did not overflow									
oit 0	CCP2IF: CCP2 Interrupt Flag bit									
	Capture mode:									
	1 = A TMR1 or TMR3 register capture occurred (must be cleared in software)									
	0 = No TMR1 or TMR3 register capture occurred									
	Compare mode:									
	 1 = A TMR1 or TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1 or TMR3 register compare match occurred 									
	PWM mode:	· · · · · · · · · · · · · · · · · · ·			-					
	Unused in thi	a mada								

9.4 **PIE Registers**

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE			
bit 7							bit (
Legend:										
R = Readable		W = Writable		•	mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
h:4 7		mine Devellet D		te lateraut Ea	ahla h:4(1)					
bit 7		aming Parallel F		te interrupt En	able bit					
	 1 = Enables the SPP read/write interrupt 0 = Disables the SPP read/write interrupt 									
bit 6		onverter Interru	-							
	1 = Enables the A/D interrupt									
	0 = Disables the A/D interrupt									
bit 5	RCIE: EUSART Receive Interrupt Enable bit									
	 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt 									
bit 4	TXIE: EUSART Transmit Interrupt Enable bit									
	1 = Enables the EUSART transmit interrupt									
	 0 = Disables the EUSART transmit interrupt 									
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit									
		the MSSP inter								
1 10 0		the MSSP inter	•							
bit 2	CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt									
		the CCP1 inter								
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit									
	1 = Enables the TMR2 to PR2 match interrupt									
	0 = Disables	the TMR2 to P	R2 match inte	errupt						
bit 0		R1 Overflow Int	•							
		the TMR1 over								
	0 = Disables	the TMR1 ove	niow interrup	l I						

Note 1: This bit is reserved on 28-pin devices; always maintain this bit clear.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7	OSCFIE: Osc	cillator Fail Inte	rrupt Enable t	oit			
~~~	1 = Enabled 0 = Disabled						
bit 6	<b>CMIE:</b> Comp 1 = Enabled	arator Interrupt	Enable bit				
	0 = Disabled	l					
bit 5	USBIE: USB 1 = Enabled 0 = Disabled	Interrupt Enab	le bit				
bit 4	EEIE: Data E 1 = Enabled 0 = Disabled		Write Operat	ion Interrupt Er	able bit		
bit 3	BCLIE: Bus ( 1 = Enabled 0 = Disabled	Collision Interru	ıpt Enable bit				
bit 2	HLVDIE: Hig 1 = Enabled 0 = Disabled	h/Low-Voltage	Detect Interru	pt Enable bit			
bit 1	<b>TMR3IE:</b> TM 1 = Enabled 0 = Disabled	R3 Overflow In	terrupt Enable	e bit			
bit 0	<b>CCP2IE:</b> CCI 1 = Enabled 0 = Disabled	P2 Interrupt En	able bit				


## REGISTER 9-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

# 9.5 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

## REGISTER 9-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1 SPPIP ⁽¹⁾ bit 7	R/W-1 ADIP	R/W-1 RCIP	R/W-1 TXIP	R/W-1 SSPIP	R/W-1 CCP1IP	R/W-1 TMR2IP	R/W-1 TMR1IP			
-		RCIP	TXIP	SSPIP	CCP1IP	TMR2IP				
bit 7	- bit						1.14.0			
	hit						bit 0			
	hit									
Legend:	hit find a		,							
			ble bit $U = Unimplemented bit, read as '0'$							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN			
bit 7	SPPIP: Stream	ming Parallel P	ort Read/Writ	te Interrupt Pric	prity bit ⁽¹⁾					
	1 = High prio									
	0 = Low prior	•								
bit 6	ADIP: A/D Co	onverter Interru	pt Priority bit							
		L = High priority								
	0 = Low prior	0 = Low priority								
bit 5	RCIP: EUSART Receive Interrupt Priority bit									
	1 = High priority									
h:+ 4		0 = Low priority								
bit 4		<b>TXIP:</b> EUSART Transmit Interrupt Priority bit								
		1 = High priority 0 = Low priority								
bit 3 <b>SSPIP:</b> Master Synchronous Serial Port Interrupt Priority bit										
	1 = High prio	-		incirupt i nonty						
	0 = Low prior	•								
bit 2	CCP1IP: CCF	P1 Interrupt Pri	ority bit							
	1 = High priority									
	0 = Low prior	ity								
bit 1	TMR2IP: TMF	R2 to PR2 Mate	ch Interrupt P	riority bit						
	1 = High priority									
L:1.0	0 = Low priority									
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit									
	1 = High prio 0 = Low prior									
		,								



#### REGISTER 9-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP
bit 7							bit 0
Legend:							
R = Readabl		W = Writable bit		•	mented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	OSCEIP: Os	cillator Fail Inte	rrupt Priority ł	oit			
	1 = High pri		indper noney i				
	0 = Low price	•					
bit 6	CMIP: Comp	parator Interrupt	Priority bit				
	1 = High pri	ority					
	0 = Low price	ority					
bit 5	USBIP: USE	3 Interrupt Priori	ty bit				
	1 = High pri						
	0 = Low price	•					
bit 4		EEPROM/Flash	Write Operat	ion Interrupt Pr	iority bit		
	1 = High pri 0 = Low pric	•					
bit 3	-	Collision Interru	nt Priority bit				
bit o	1 = High pri		pt i nonty bit				
	0 = Low price						
bit 2	HLVDIP: Hig	gh/Low-Voltage	Detect Interru	pt Priority bit			
	1 = High pri	ority					
	0 = Low price	ority					
bit 1 TMR3IP: 1		IR3 Overflow In	terrupt Priority	/ bit			
	1 = High pri	•					
	0 = Low price	-					
bit 0		P2 Interrupt Pri	ority bit				
	1 = High pri						
	0 = Low price	onty					

# 9.6 RCON Register

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

# REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	-	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	1 = Enable priority levels on interrupts
	<ul><li>0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)</li></ul>
bit 6	SBOREN: BOR Software Enable bit ⁽¹⁾
	For details of bit operation, see Register 4-1.
bit 5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	<b>POR:</b> Power-on Reset Status bit ⁽²⁾
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

- Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'. See Register 4-1 for additional information.
  - 2: The actual Reset value of POR is determined by the type of device Reset. See Register 4-1 for additional information.

# 9.7 INTn Pin Interrupts

External interrupts on the RB0/AN12/INT0/FLT0/SDI/ SDA, RB1/AN10/INT1/SCK/SCL and RB2/AN8/INT2/ VMO pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from the power-managed modes if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

# 9.8 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

# 9.9 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

# 9.10 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

	-	
MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
;		
; USER 1	SR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

NOTES:

# 10.0 I/O PORTS


Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch register (LATA) is useful for readmodify-write operations on the value driven by the I/O pins.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.





# 10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins; writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA6 pin is multiplexed with the main oscillator pin; it is enabled as an oscillator or I/O pin by the selection of the main oscillator in Configuration Register 1H (see **Section 25.1 "Configuration Bits**" for details). When not used as a port pin, RA6 and its associated TRIS and LAT bits are read as '0'.

RA4 is also multiplexed with the USB module; it serves as a receiver input from an external USB transceiver. For details on configuration of the USB module, see **Section 17.2 "USB Status and Control"**.

Several PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA5 and RA3:RA0 as A/D converter inputs is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1).

Note:	On a Power-on Reset, RA5 and RA3:RA0
	are configured as analog inputs and read
	as '0'. RA4 is configured as a digital input.

All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMP	LE 10-1:		INITIALIZING PORTA
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0Fh	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	07h	;	Configure comparators
MOVWF	CMCON	;	for digital input
MOVLW	0CFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
			RA<5:4> as outputs

Pin	Function	TRIS Setting	I/O	I/О Туре	Description
RA0/AN0	RA0	0	OUT	DIG	LATA<0> data output; not affected by analog input.
		1	IN	TTL	PORTA<0> data input; disabled when analog input enabled.
	AN0	1	IN	ANA	A/D input channel 0 and Comparator C1- input. Default configuration on POR; does not affect digital output.
RA1/AN1	RA1	0	OUT	DIG	LATA<1> data output; not affected by analog input.
		1	IN	TTL	PORTA<1> data input; reads '0' on POR.
	AN1	1	IN	ANA	A/D input channel 1 and Comparator C2- input. Default configuration on POR; does not affect digital output.
RA2/AN2/ Vref-/CVref	RA2	0	OUT	DIG	LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	IN	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.
	AN2	1	IN	ANA	A/D input channel 2 and Comparator C2+ input. Default configuration on POR; not affected by analog output.
	VREF-	1	IN	ANA	A/D and comparator voltage reference low input.
	CVREF	x	OUT	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RA3/AN3/	RA3	0	OUT	DIG	LATA<3> data output; not affected by analog input.
VREF+		1	IN	TTL	PORTA<3> data input; disabled when analog input enabled.
-	AN3	1	IN	ANA	A/D input channel 3 and Comparator C1+ input. Default configuration on POR.
	Vref+	1	IN	ANA	A/D and comparator voltage reference high input.
RA4/T0CKI/	RA4	0	OUT	DIG	LATA<4> data output; not affected by analog input.
C1OUT/RCV		1	IN	ST	PORTA<4> data input; disabled when analog input enabled.
	<b>T0CKI</b>	1	IN	ST	Timer0 clock input.
	C1OUT	0	OUT	DIG	Comparator 1 output; takes priority over port data.
	RCV	x	IN	TTL	External USB transceiver RCV input.
RA5/AN4/SS/	RA5	0	OUT	DIG	LATA<5> data output; not affected by analog input.
HLVDIN/C2OUT		1	IN	TTL	PORTA<5> data input; disabled when analog input enabled.
	AN4	1	IN	ANA	A/D input channel 4. Default configuration on POR.
	SS	1	IN	TTL	Slave select input for SSP (MSSP module).
	HLVDIN	1	IN	ANA	High/Low-Voltage Detect external trip point input.
	C2OUT	0	OUT	DIG	Comparator 2 output; takes priority over port data.
OSC2/CLKO/	OSC2	x	OUT	ANA	Main oscillator feedback output connection (all XT and HS modes).
RA6	CLKO	х	OUT	DIG	System cycle clock output (FOSC/4); available in EC, ECPLL and INTCKO modes.
	RA6	0	OUT	DIG	LATA<6> data output. Available only in ECIO, ECPIO and INTIO modes; otherwise, reads as '0'.
		1	IN	TTL	PORTA<6> data input. Available only in ECIO, ECPIO and INTIO modes; otherwise, reads as '0'.

# TABLE 10-1: PORTA I/O SUMMARY

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,

TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

TABLE 10-2:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
-------------	--------------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	_	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	54
LATA	—	LATA6 ⁽¹⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	54
TRISA	—	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53
UCON	_	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND	_	55

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

**Note 1:** RA6 and its associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

# 10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn <u>on all</u> the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note:	On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs.
	By programming the Configuration bit, PBADEN (CONFIG3H<1>), RB4:RB0 will alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur. Any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison. The pins are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

The interrupt-on-change can be used to wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

Pins, RB2 and RB3, are multiplexed with the USB peripheral and serve as the differential signal outputs for an external USB transceiver (TRIS configuration). Refer to **Section 17.2.2.2 "External Transceiver"** for additional information on configuring the USB module for operation with an external transceiver.

RB4 is multiplexed with CSSPP, the chip select function for the Streaming Parallel Port (SPP) – TRIS setting. Details of its operation are discussed in **Section 18.0 "Streaming Parallel Port"**.

EXAMPLE 10-2:	<b>INITIALIZING PORTB</b>

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0Eh	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs
1		

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RB0/AN12/	RB0	0	OUT	DIG	LATB<0> data output; not affected by analog input.
INT0/FLT0/ SDI/SDA		1	IN	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	AN12	1	IN	ANA	A/D input channel 12. ⁽¹⁾
	INT0	1	IN	ST	External interrupt 0 input.
	FLT0	1	IN	ST	Enhanced PWM Fault input (ECCP1 module); enabled in software.
	SDI	1	IN	ST	SPI data input (MSSP module).
	SDA	1	OUT	DIG	I ² C [™] data output (MSSP module); takes priority over port data.
		1	IN	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting
RB1/AN10/	RB1	0	OUT	DIG	LATB<1> data output; not affected by analog input.
INT1/SCK/ SCL		1	IN	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	AN10	1	IN	ANA	A/D input channel 10. ⁽¹⁾
	INT1	1	IN	ST	External interrupt 1 input.
	SCK	0	OUT	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	IN	ST	SPI clock input (MSSP module).
	SCL	0	OUT	DIG	I ² C clock output (MSSP module); takes priority over port data.
		1	IN	I ² C/SMB	I ² C clock input (MSSP module); input type depends on module settin
RB2/AN8/	RB2	0	OUT	DIG	LATB<2> data output; not affected by analog input.
INT2/VMO	1		IN	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	AN8	1	IN	ANA	A/D input channel 8. ⁽¹⁾
	INT2	1	IN	ST	External interrupt 2 input.
	VMO	0	OUT	DIG	External USB transceiver VMO data output.
RB3/AN9/	RB3	0	OUT	DIG	LATB<3> data output; not affected by analog input.
CCP2/VPO		1	IN	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	AN9	1	IN	ANA	A/D input channel 9. ⁽¹⁾
	CCP2 ⁽²⁾	0	OUT	DIG	CCP2 Compare and PWM output.
		1	IN	ST	CCP2 Capture input.
	VPO	0	OUT	DIG	External USB transceiver VPO data output.
RB4/AN11/	RB4	0	OUT	DIG	LATB<4> data output; not affected by analog input.
KBI0/CSSPP		1	IN	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	AN11	1	IN	ANA	A/D input channel 11. ⁽¹⁾
	KBI0	1	IN	TTL	Interrupt-on-pin change.
	CSSPP ⁽⁴⁾	0	OUT	DIG	SPP chip select control output.
RB5/KBI1/	RB5	0	OUT	DIG	LATB<5> data output.
PGM		1	IN	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.
	KBI1	1	IN	TTL	Interrupt-on-pin change.
	PGM	x	IN	ST	Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled.

#### TABLE 10-3: PORTB I/O SUMMARY

I²C/SMB = I²C/SMBus input buffer, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)
 Note 1: Configuration on POR is determined by PBADEN Configuration bit. Pins are configured as analog inputs when

Note 1: Configuration on POR is determined by PBADEN Configuration bit. Pins are configured as analog inputs when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate pin assignment for CCP2 when CCP2MX = 0. Default assignment is RC1.

3: All other pin functions are disabled when ICSP™ or ICD operation is enabled.

4: 40/44-pin devices only.

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RB6/KBI2/	RB6	0	OUT	DIG	LATB<6> data output.
PGC		1	IN	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
	KBI2	1	IN	TTL	Interrupt-on-pin change.
	PGC	x	IN	ST	Serial execution (ICSP [™] ) clock input for ICSP and ICD operation. ⁽³⁾
RB7/KBI3/	RB7	0	OUT	DIG	LATB<7> data output.
PGD		1	IN	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
KBI3 PGD		1	IN	TTL	Interrupt-on-pin change.
		x	OUT	DIG	Serial execution data output for ICSP and ICD operation. ⁽³⁾
		х	IN	ST	Serial execution data input for ICSP and ICD operation. ⁽³⁾

# TABLE 10-3: PORTB I/O SUMMARY (CONTINUED)

**Legend:** OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,  $I^2C/SMB = I^2C/SMB$ us input buffer, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

**Note 1:** Configuration on POR is determined by PBADEN Configuration bit. Pins are configured as analog inputs when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate pin assignment for CCP2 when CCP2MX = 0. Default assignment is RC1.

**3:** All other pin functions are disabled when ICSP[™] or ICD operation is enabled.

**4:** 40/44-pin devices only.

#### TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	54
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	54
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	54
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	51
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	_	RBIP	51
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF	51
ADCON1		_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52
SPPCON ⁽¹⁾	_	_	_	_	_	—	SPPOWN	SPPEN	55
SPPCFG ⁽¹⁾	CLKCFG1	CLKCFG0	CSEN	CLK1EN	WS3	WS2	WS1	WS0	55
UCON		PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND	_	55

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

Note 1: These registers are unimplemented on 28-pin devices.

# 10.3 PORTC, TRISC and LATC Registers

PORTC is a 7-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

In PIC18F2455/2550/4455/4550 devices, the RC3 pin is not implemented.

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is primarily multiplexed with serial communication modules, including the EUSART, MSSP module and the USB module (Table 10-5). Except for RC4 and RC5, PORTC uses Schmitt Trigger input buffers.

Pins RC4 and RC5 are multiplexed with the USB module. Depending on the configuration of the module, they can serve as the differential data lines for the onchip USB transceiver, or the data inputs from an external USB transceiver. Both RC4 and RC5 have TTL input buffers instead of the Schmitt Trigger buffers on the other pins.

Unlike other PORTC pins, RC4 and RC5 do not have TRISC bits associated with them. As digital ports, they can only function as digital inputs. When configured for USB operation, the data direction is determined by the configuration and status of the USB module at a given time. If an external transceiver is used, RC4 and RC5 always function as inputs from the transceiver. If the on-chip transceiver is used, the data direction is determined by the operation being performed by the module at that time.

When the external transceiver is enabled, RC2 also serves as the output enable control to the transceiver. Additional information on configuring USB options is provided in **Section 17.2.2.2 "External Transceiver**".

When enabling peripheral functions on PORTC pins other than RC4 and RC5, care should be taken in defining the TRIS bits. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note:	On a Power-on Reset, these pins, except
	RC4 and RC5, are configured as digital
	inputs. To use pins RC4 and RC5 as digi-
	tal inputs, the USB module must be dis-
	abled (UCON<3> = $0$ ) and the on-chip
	USB transceiver must be disabled
	(UCFG<3> = 1).

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

#### EXAMPLE 10-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; RC<5:0> as outputs
		; RC<7:6> as inputs

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RC0/T1OSO/	RC0	0	OUT	DIG	LATC<0> data output.
T13CKI		1	IN	ST	PORTC<0> data input.
T105		x	OUT	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	IN	ST	Timer1/Timer3 counter input.
RC1/T <u>1OSI</u> /	RC1	0	OUT	DIG	LATC<1> data output.
CCP2/UOE		1	IN	ST	PORTC<1> data input.
	T1OSI	x	IN	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	OUT	DIG	CCP2 Compare and PWM output; takes priority over port data.
		1	IN	ST	CCP2 Capture input.
	UOE	0	OUT	DIG	External USB transceiver OE output.
RC2/CCP1/	RC2	0	OUT	DIG	LATC<2> data output.
P1A		1	IN	ST	PORTC<2> data input.
	CCP1	0	OUT	DIG	ECCP1 Compare and PWM output; takes priority over port data.
		1	IN	ST	ECCP1 Capture input.
	P1A ⁽³⁾	0	OUT	DIG	ECCP1 Enhanced PWM output, channel A; takes priority over port data. May be configured for tri-state during Enhanced PWM shutdown events.
RC4/D-/VM	RC4	(2)	IN	TTL	PORTC<4> data input; disabled when USB module or on-chip transceiver are enabled.
	D-	(2)	OUT	XCVR	USB bus differential minus line output (internal transceiver).
		(2)	IN	XCVR	USB bus differential minus line input (internal transceiver).
	VM	(2)	IN	TTL	External USB transceiver VM input.
RC5/D+/VP	RC5	(2)	IN	TTL	PORTC<5> data input; disabled when USB module or on-chip transceiver are enabled.
	D+	(2)	OUT	XCVR	USB bus differential plus line output (internal transceiver).
		(2)	IN	XCVR	USB bus differential plus line input (internal transceiver).
	VP	(2)	IN	TTL	External USB transceiver VP input.
RC6/TX/CK	RC6	0	OUT	DIG	LATC<6> data output.
		1	IN	ST	PORTC<6> data input.
	ТХ	0	OUT	DIG	Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output.
	СК	0	OUT	DIG	Synchronous serial clock output (EUSART module); takes priority over port data.
		1	IN	ST	Synchronous serial clock input (EUSART module).

# TABLE 10-5: PORTC I/O SUMMARY

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,

TTL = TTL Buffer Input, XCVR = USB transceiver, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

**Note 1:** Default pin assignment. Alternate pin assignment is RB3 (when CCP2MX = 0).

2: RC4 and RC5 do not have corresponding TRISC bits. In Port mode, these pins are input only. USB data direction is determined by the USB configuration.

**3:** 40/44-pin devices only.

#### TABLE 10-5: PORTC I/O SUMMARY (CONTINUED)

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RC7/RX/DT/	RC7	0	OUT DIG LATC<7> data output.		LATC<7> data output.
SDO		1	IN	ST	PORTC<7> data input.
	RX	1	IN	ST	Asynchronous serial receive data input (EUSART module).
	DT	1	OUT	DIG	Synchronous serial data output (EUSART module); takes priority over SPI and port data.
	1 IN		ST	Synchronous serial data input (EUSART module). User must configure as an input.	
	SDO	0	OUT	DIG	SPI data output (MSSP module); takes priority over port data.

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,

TTL = TTL Buffer Input, XCVR = USB transceiver, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

**Note 1:** Default pin assignment. Alternate pin assignment is RB3 (when CCP2MX = 0).

2: RC4 and RC5 do not have corresponding TRISC bits. In Port mode, these pins are input only. USB data direction is determined by the USB configuration.

**3:** 40/44-pin devices only.

#### TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTC	RC7	RC6	RC5 ⁽¹⁾	RC4 ⁽¹⁾		RC2	RC1	RC0	54
LATC	LATC7	LATC6	—	_	—	LATC2	LATC1	LATC0	54
TRISC	TRISC7	TRISC6	—	_	—	TRISC2	TRISC1	TRISC0	54
UCON	_	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND		55

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTC.

Note 1: RC5 and RC4 are only available as port pins when the USB module is disabled (UCON<3> = 0).

# 10.4 PORTD, TRISD and LATD Registers

Note:	PORTD	is	only	available	on	40/44-pin
	devices.					

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Each of the PORTD pins has a weak internal pull-up. A single control bit, RDPU (PORTE<7>), can turn on all the pull-ups. This is performed by setting RDPU. The weak pull-up is automatically turned off when the port pin is configured as a digital output or as one of the other multiplexed peripherals. The pull-ups are disabled on a Power-on Reset. The PORTE register is shown in Section 10.5 "PORTE, TRISE and LATE Registers".

Three of the PORTD pins are multiplexed with outputs, P1B, P1C and P1D, of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Note: On a Power-on Reset, these pins are configured as digital inputs.

PORTD can also be configured as an 8-bit wide Streaming Parallel Port (SPP). In this mode, the input buffers are TTL. For additional information on configuration and uses of the SPP, see **Section 18.0** "**Streaming Parallel Port**".

Note:	When the Enhanced PWM mode is used						
	with either dual or quad outputs, the MSSP						
	functions of PORTD are automatically						
	disabled.						

#### EXAMPLE 10-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

TABLE 10-7:	PORIDI	O SUMM	ARY		
Pin	Function	TRIS Setting	I/O	I/O Type	Description
RD0/SPP0	RD0	0	OUT	DIG	LATD<0> data output.
		1	IN	ST	PORTD<0> data input.
	SPP0	1	OUT	DIG	SPP<0> output data; takes priority over port data.
		1	IN	TTL	SPP<0> input data.
RD1/SPP1	RD1	0	OUT	DIG	LATD<1> data output.
		1	IN	ST	PORTD<1> data input.
	SPP1	1	OUT	DIG	SPP<1> output data; takes priority over port data.
		1	IN	TTL	SPP<1> input data.
RD2/SPP2	RD2	0	OUT	DIG	LATD<2> data output.
		1	IN	ST	PORTD<2> data input.
	SPP2	1	OUT	DIG	SPP<2> output data; takes priority over port data.
		1	IN	TTL	SPP<2> input data.
RD3/SPP3	RD3	0	OUT	DIG	LATD<3> data output.
		1	IN	ST	PORTD<3> data input.
	SPP3	1	OUT	DIG	SPP<3> output data; takes priority over port data.
		1	IN	TTL	SPP<3> input data.
RD4/SPP4	RD4	0	OUT	DIG	LATD<4> data output.
		1	IN	ST	PORTD<4> data input.
	SPP4	1	OUT	DIG	SPP<4> output data; takes priority over port data.
		1	IN	TTL	SPP<4> input data.
RD5/SPP5/P1B	RD5	0	OUT	DIG	LATD<5> data output
		1	IN	ST	PORTD<5> data input
	SPP5	1	OUT	DIG	SPP<5> output data; takes priority over port data.
		1	IN	TTL	SPP<5> input data.
	P1B	0	OUT	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and SPP data. ⁽¹⁾
RD6/SPP6/P1C	RD6	0	OUT	DIG	LATD<6> data output.
		1	IN	ST	PORTD<6> data input.
	SPP6	1	OUT	DIG	SPP<6> output data; takes priority over port data.
		1	IN	TTL	SPP<6> input data.
	P1C	0	OUT	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and SPP data. ⁽¹⁾
RD7/SPP7/P1D	RD7	0	OUT	DIG	LATD<7> data output.
		1	IN	ST	PORTD<7> data input.
	SPP7	1	OUT	DIG	SPP<7> output data; takes priority over port data.
		1	IN	TTL	SPP<7> input data.
	P1D	0	OUT	DIG	ECCP1 Enhanced PWM output, channel D; takes priority over port and SPP data. ⁽¹⁾

# TABLE 10-7: PORTD I/O SUMMARY

Legend: OUT = Output, IN = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input

Note 1: May be configured for tri-state during Enhanced PWM shutdown events.

TABLE 10-8:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTD
-------------	--------------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD ⁽³⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	54
LATD ⁽³⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	54
TRISD ⁽³⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	54
PORTE	RDPU ⁽³⁾	-	—	_	RE3 ^(1,2)	RE2 ⁽³⁾	RE1 ⁽³⁾	RE0 ⁽³⁾	54
CCP1CON	P1M1 ⁽³⁾	P1M0 ⁽³⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	53
SPPCON ⁽³⁾	—	_	_	—	—	—	SPPOWN	SPPEN	55

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

**Note 1:** Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).

3: These registers and/or bits are unimplemented on 28-pin devices.

#### 10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F2455/2550/4455/ 4550 device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/AN5/CK1SPP, RE1/AN6/CK2SPP and RE2/AN7/OESPP) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

In addition to port data, the PORTE register (Register 10-1) also contains the RDPU control bit (PORTE<7>); this enables or disables the weak pull-ups on PORTD.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a	Power-on	Reset,	RE2:RE0	are
	configu	ured as ana	log input	s.	

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

#### PORTE REGISTER REGISTER 10-1:

The fourth pin of PORTE (MCLR/VPP/RE3) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RE3 is enabled as									
	a digital input only if Master Clear									
	functionality is disabled.									

#### EXAMPLE 10-5: **INITIALIZING PORTE**

CLRF H	PORTE ;	Initialize PORTE by
	;	clearing output
	;	data latches
CLRF I	LATE ;	Alternate method
	;	to clear output
	;	data latches
MOVLW (	)Ah ;	Configure A/D
MOVWF A	ADCON1 ;	for digital inputs
MOVLW 0	)3h ;	Value used to
	;	initialize data
	;	direction
MOVLW 0	)7h ;	Turn off
MOVWF 0	CMCON ;	comparators
MOVWF 7	TRISC ;	Set RE<0> as inputs
	;	RE<1> as outputs
	;	RE<2> as inputs

#### 10.5.1 PORTE IN 28-PIN DEVICES

For 28-pin devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

R/W-0	U-0	U-0	U-0	R/W-x	R/W-0	R/W-0	R/W-0
RDPU ⁽³⁾	—	—	—	RE3 ^(1,2)	RE2 ⁽³⁾	RE1 ⁽³⁾	RE0 ⁽³⁾
bit 7							bit 0
r							
Legend:							

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	<b>RDPU:</b> PORTD Pull-up Enable bit 1 = PORTD pull-ups are enabled by individual port latch values 0 = All PORTD pull-ups are disabled
bit 6-4	Unimplemented: Read as '0'
bit 3-0	RE3:RE0: PORTE Data Input bits ^(1,2,3)

- **Note 1:** implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0); otherwise, read as '0'.
  - 2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).
  - Unimplemented in 28-pin devices; read as '0'. 3:

Pin	Function	TRIS Setting	I/O	I/О Туре	Description
RE0/AN5/	RE0	0	OUT	DIG	LATE<0> data output; not affected by analog input.
CK1SPP		1	IN	ST	PORTE<0> data input; disabled when analog input enabled.
	AN5	1	IN	ANA	A/D input channel 5; default configuration on POR.
	CK1SPP	0	OUT	DIG	SPP clock 1 output (SPP enabled).
RE1/AN6/	RE1	0	OUT	DIG	LATE<1> data output; not affected by analog input.
CK2SPP		1	IN	ST	PORTE<1> data input; disabled when analog input enabled.
	AN6	1	IN	ANA	A/D input channel 6; default configuration on POR.
	CK2SPP	0	OUT	DIG	SPP clock 2 output (SPP enabled).
RE2/AN7/	RE2	0	OUT	DIG	LATE<2> data output; not affected by analog input.
OESPP		1	IN	ST	PORTE<2> data input; disabled when analog input enabled.
	AN7	1	IN	ANA	A/D input channel 7; default configuration on POR.
	OESPP	0	OUT	DIG	SPP enable output (SPP enabled).
MCLR/Vpp/ RE3	MCLR	_(1)	IN	ST	External Master Clear input; enabled when MCLRE Configuration bit is set.
	Vpp	(1)	IN	ANA	High-voltage detection, used for ICSP™ mode entry detection. Always available regardless of pin mode.
	RE3	(1)	IN	ST	PORTE<3> data input; enabled when MCLRE Configuration bit is clear.

#### TABLE 10-9: PORTE I/O SUMMARY

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input

**Note 1:** RE3 does not have a corresponding TRISE<3> bit. This pin is always an input regardless of mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTE	RDPU ⁽³⁾		_	_	RE3 ^(1,2)	RE2 ⁽³⁾	RE1 ⁽³⁾	RE0 ⁽³⁾	54
LATE ⁽³⁾	—	—	—	—	-	LATE2	LATE1	LATE0	54
TRISE ⁽³⁾	—	—	_	_		TRISE2	TRISE1	TRISE0	54
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
SPPCON ⁽³⁾	—	_	_	_		_	SPPOWN	SPPEN	55
SPPCFG ⁽³⁾	CLKCFG1	CLKCFG0	CSEN	CLK1EN	WS3	WS2	WS1	WS0	55

#### TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

**Note 1:** Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).

3: These registers or bits are unimplemented on 28-pin devices.

# 11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- Interrupt on overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

#### REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:				
R = Readat	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	TMR0ON	: Timer0 On/Off Control bit		
	1 = Enabl 0 = Stops	es Timer0 Timer0		
bit 6	<b>T08BIT</b> : T	imer0 8-Bit/16-Bit Control bi	t	
		0 is configured as an 8-bit tir 0 is configured as a 16-bit tir		
bit 5	TOCS: Tin	ner0 Clock Source Select bit	t	
	1 = Trans	ition on T0CKI pin		
	0 = Intern	al instruction cycle clock (CL	₋KO)	
bit 4	T0SE: Tin	ner0 Source Edge Select bit		
	1 = Increr	ment on high-to-low transition	n on T0CKI pin	
	0 = Increr	ment on low-to-high transition	n on T0CKI pin	
bit 3	PSA: Tim	er0 Prescaler Assignment bi	t	
		· · ·	d. Timer0 clock input bypasse er0 clock input comes from pi	-
bit 2-0	T0PS2:T0	DPS0: Timer0 Prescaler Sele	ect bits	
	111 <b>= 1:2</b>	56 Prescale value		
	110 <b>= 1:1</b>	28 Prescale value		
		4 Prescale value		
		2 Prescale value		
		6 Prescale value		
		Prescale value Prescale value		
	001 = 1.4 000 = 1.2			

# 11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected by clearing the TOCS bit (T0CON<5>). In Timer mode, the module increments on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In Counter mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

# 11.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

# FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)







# 11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256, in power-of-2 increments, are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

#### 11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

# 11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

<b>TABLE 11-1:</b>	REGISTERS ASSOCIATED WITH TIMER0
--------------------	----------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TMR0L Timer0 Register Low Byte									52
TMR0H	Timer0 Register High Byte							52	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	_	RBIP	51
T0CON	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	52
TRISA		TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54

**Legend:** — = unimplemented locations, read as '0'. Shaded cells are not used by Timer0.

**Note 1:** RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled, all of the associated bits read '0'.

NOTES:

# 12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Module Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

#### REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

Legend:						
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7	<b>RD16:</b> 16-E	Bit Read/Write Mode Ena	ble bit			
		-	imer1 in one 16-bit operation imer1 in two 8-bit operations			
bit 6	T1RUN: Ti	mer1 System Clock Statu	s bit			
		e clock is derived from Tin e clock is derived from an				
bit 5-4		T1CKPS0: Timer1 Input	Clock Prescale Select bits			
	10 = 1:4 Pr	rescale value rescale value				
		escale value				
bit 3		Timer1 Oscillator Enable	e bit			
		oscillator is enabled oscillator is shut off				
	The oscillat	tor inverter and feedback	resistor are turned off to elimin	ate power drain.		
bit 2		•	out Synchronization Select bit			
	$\frac{\text{When TMR}}{1 = \text{Do not}}$	<u>1CS = 1:</u> synchronize external cloo	ck input			
		onize external clock input				
	<u>When TMR</u> This bit is i		internal clock when TMR1CS =	0.		
bit 1		Timer1 Clock Source Sel				
		al clock from RC0/T1OS0 al clock (Fosc/4)	O/T13CKI pin (on the rising edg	je)		
bit 0	TMR1ON:	Timer1 On bit				
	1 = Enable 0 = Stops					

# 12.1 Timer1 Operation


Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

**FIGURE 12-1:** TIMER1 BLOCK DIAGRAM Timer1 Oscillator On/Off 1 T1OSO/T13CKI 1 Synchronize Prescaler Fosc/4 1, 2, 4, 8 F Detect Internal Clock T1OSI 2 Sleep Input T1OSCEN(1) -Timer1 TMR1CS-On/Off T1CKPS1:T1CKPS0 T1SYNC TMR10N Set TMR1IF TMR1 Clear TMR1 TMR1L High Byte (CCP Special Event Trigger) on Overflow Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain.

#### FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI/ $\overline{\text{UOE}}$  and RC0/T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

# 12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.


The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

# 12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

#### FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



#### TABLE 12-1: CAPACITOR SELECTION FOR THETIMER OSCILLATOR^(2,3,4)

Osc Type	Freq	C1	C2					
LP	32 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾					
	gests these in validating							
	Higher capacitance increases the stability of the oscillator but also increases the start-up time.							
<ol> <li>Since each resonator/crystal has its ov characteristics, the user should consi the resonator/crystal manufacturer f appropriate values of extern components.</li> </ol>								
	Capacitor valu only.	es are for des	ign guidance					

#### 12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode. Both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0 "Power-Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

#### 12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.


#### 12.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

#### FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



#### 12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

# 12.5 Resetting Timer1 Using the CCP Special Event Trigger

If either of the CCP modules is configured in Compare mode to generate a Special Event Trigger (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger**" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The Special Event Triggers from the						
	CCP2 module will not set the TMR1IF						
	interrupt flag bit (PIR1<0>).						

# 12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.3 "Timer1 Oscillator"**) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE	12-1: I	MPLEMENTING /	<b>REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE</b>
RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T10SC	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	d'12'	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	. 1 5
	INCF	secs, F	; Increment seconds
	MOVLW	d'59'	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	d'59'	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	d'23'	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	MOVLW	d'01'	; Reset hours to 1
	MOVWF	hours	
	RETURN		; Done

#### TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TMR1L	Timer1 Register Low Byte								52
TMR1H	TImer1 Register High Byte							52	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

NOTES:

# 13.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

# 13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 2-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

# REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

. .. ..

# 13.2 Timer2 Interrupt


Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

# 13.3 TMR2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 19.0 "Master Synchronous Serial Port (MSSP) Module".



# TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TMR2	Timer2 Register						52		
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
PR2	Timer2 Period Register							52	

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

# 14.0 TIMER3 MODULE

The Timer3 module timer/counter incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCP modules (see **Section 15.1.1** "**CCP Modules and Timer Resources**" for more information).

# REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

R = Readab	le bit	W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7		RD16: 16-Bit Read/Write Mode Enable bit							
<ul> <li>1 = Enables register read/write of Timer3 in one 16-bit operation</li> <li>0 = Enables register read/write of Timer3 in two 8-bit operations</li> </ul>									
bit 6, 3	T3CCP2:T	3CCP1: Timer3 and Timer1	1 to CCPx Enable bits						
		• •	lock source for both CCP mo	odules					
		01 = Timer3 is the capture/compare clock source for CCP2; Timer1 is the capture/compare clock source for CCP1							
		00 = Timer1 is the capture/compare clock source for both CCP modules							
bit 5-4	T3CKPS1:	T3CKPS0: Timer3 Input Cl	ock Prescale Select bits						
		11 = 1:8 Prescale value							
		10 = 1:4 Prescale value							
		01 = 1:2 Prescale value 00 = 1:1 Prescale value							
bit 2			t Synchronization Control bit						
		if the device clock comes							
	When TMR								
		synchronize external clock	input						
	0 = Synchro When TMR	onize external clock input							
		<u> </u>	ternal clock when TMR3CS =	= 0.					
bit 1	-	- Timer3 Clock Source Selec							
		al clock input from Timer1 c al clock (Fosc/4)	oscillator or T13CKI (on the ris	sing edge after the first falling edge)					
bit 0	TMR3ON:	Timer3 On bit							
	1 = Enable	es Timer3							
	$0 = \text{Stops}^-$	-							

# 14.1 Timer3 Operation


Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter


The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction

cycle (FOSC/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI/UOE and RC0/ T1OSO/T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.



#### FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



# FIGURE 14-1: TIMER3 BLOCK DIAGRAM

# 14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

#### 14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 12.0 "Timer1 Module".

# 14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

# 14.5 Resetting Timer3 Using the CCP Special Event Trigger

If the CCP2 module is configured to generate a Special Event Trigger in Compare mode (CCP2M3:CCP2M0 = 1011), this signal will reset Timer3. It will also start an A/D conversion if the A/D module is enabled (see Section 15.3.4 "Special Event Trigger" for more information.).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR2H:CCPR2L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence.

Note: The Special Event Triggers from the CCP2 module will not set the TMR3IF interrupt flag bit (PIR2<1>).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
TMR3L	Timer3 Register Low Byte						53		
TMR3H	Timer3 Register High Byte						53		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	53

 TABLE 14-1:
 REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

# 15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F2455/2550/4455/4550 devices all have two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register, which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/44-pin devices, CCP1 is implemented as an Enhanced CCP module, with standard Capture and Compare modes and Enhanced PWM modes. The ECCP implementation is discussed in **Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module"**. The Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules.

Note: Throughout this section and Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module", references to the register and bit names for CCP modules are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP1, CCP2 or ECCP1. "CCPxCON" is used throughout these sections to refer to the module control register regardless of whether the CCP module is a standard or Enhanced implementation.

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
(1)	(1)	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0				
bit 7	<b>I</b>			1		•	bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 7-6	Unimpleme	nted: Read as '	0 [,] (1)								
bit 5-4	DCxB1:DCx	B0: PWM Duty	Cycle Bit 1 a	nd Bit 0 for CCF	Px Module						
	Capture mod		2								
	Unused.										
		Compare mode:									
	Unused.	Unused.									
	PWM mode:										
		These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs of the duty									
		nd in CCPR1L.									
bit 3-0		PxM0: CCPx N									
			WM disablec	l (resets CCPx i	module)						
			0001 = Reserved 0010 = Compare mode: toggle output on match (CCPxIF bit is set)								
			مرجع فيرجعه فراجع	match (CCDvII							
	0010 = Com	npare mode: tog	gle output on	match (CCPxII	F bit is set)						
	0010 = Com 0011 = Res	npare mode: tog erved		·	F bit is set)						
	0010 = Com 0011 = Res 0100 = Cap	npare mode: tog erved ture mode: eve	ry falling edge	)	F bit is set)						
	0010 = Com 0011 = Res 0100 = Cap 0101 = Cap	npare mode: tog erved	ry falling edge ry rising edge	)	F bit is set)						
	0010 = Com 0011 = Res 0100 = Cap 0101 = Cap 0110 = Cap	npare mode: tog erved ture mode: eve ture mode: eve	ry falling edge ry rising edge ry 4th rising e	dge	F bit is set)						
	0010 = Com 0011 = Res 0100 = Cap 0101 = Cap 0110 = Cap 0111 = Cap 1000 = Com	apare mode: tog erved ture mode: eve ture mode: eve ture mode: eve ture mode: eve	ry falling edge ry rising edge ry 4th rising e ry 16th rising	dge		ce CCPx pin hi	gh				
	0010 = Com 0011 = Res 0100 = Cap 0101 = Cap 0110 = Cap 0111 = Cap 1000 = Com (CC 1001 = Com	npare mode: tog erved ture mode: eve ture mode: eve ture mode: eve ture mode: eve npare mode: init PxIF bit is set)	ry falling edge ry rising edge ry 4th rising e ry 16th rising ialize CCPx p	dge edge	pare match, for	•	•				
	0010 = Com 0011 = Resa 0100 = Cap 0101 = Cap 0110 = Cap 0111 = Cap 1000 = Com (CC 1001 = Com (CC	npare mode: tog erved ture mode: eve ture mode: eve ture mode: eve ture mode: eve npare mode: init PxIF bit is set) npare mode: init PxIF bit is set)	ry falling edge ry rising edge ry 4th rising e ry 16th rising ialize CCPx p ialize CCPx p nerate softwa	dge edge vin low; on comp	pare match, for	rce CCPx pin lo	ow				
	0010 = Com 0011 = Res 0100 = Cap 0101 = Cap 0110 = Cap 0111 = Cap 1000 = Com (CC 1001 = Com (CC 1010 = Com CCF 1011 = Com	apare mode: tog erved ture mode: eve ture mode: eve ture mode: eve ture mode: eve apare mode: init PxIF bit is set) apare mode: init PxIF bit is set) apare mode: ge 2x pin reflects I/0	ry falling edge ry rising edge ry 4th rising e ry 16th rising ialize CCPx p ialize CCPx p nerate softwar O state)	dge edge iin low; on comp iin high; on com	pare match, for apare match, fo ompare match	rce CCPx pin lo (CCPxIF bit is s	ow et,				

#### **REGISTER 15-1: CCPxCON: STANDARD CCPx CONTROL REGISTER**

**Note 1:** These bits are not implemented on 28-pin devices and are read as '0'.

# 15.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

#### 15.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

# TABLE 15-1:CCP MODE – TIMER<br/>RESOURCE

CCP/ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the T3CON register (Register 14-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 15-2. In Timer1 in Asynchronous Counter mode, the capture operation will not work.

# 15.1.2 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX Configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, CCP2 is multiplexed with RB3.

Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located.

# TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base.
Capture	PWM ⁽¹⁾	None
Compare	PWM ⁽¹⁾	None
PWM ⁽¹⁾	Capture	None
PWM ⁽¹⁾	Compare	None
PWM ⁽¹⁾	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

**Note 1:** Includes standard and Enhanced PWM operation.

# 15.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

### 15.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If RB3/CCP2 or RC1/CCP2 is configured
	as an output, a write to the port can cause
	a capture condition.

#### 15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 15.1.1 "CCP Modules and Timer Resources").

### 15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

### 15.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

### EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP2 SHOWN)

CLRF	CCP2CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP2CON	;	Load CCP2CON with
		;	this value

#### FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



# 15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

### 15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP2CON register will force					
	the RB3 or RC1 compare output latch					
	(depending on device configuration) to the					
	default low level. This is not the PORTB or					
	PORTC I/O data latch.					

## 15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

### 15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCPxIE bit is set.

## 15.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

# FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM




TABLE 13-3. REGISTERS ASSOCIATED WITH CAPTORE, COMPARE, HWERT AND HWERS									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	51
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	52
PIR1	SPPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽²⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	54
TRISC	TRISC7	TRISC6	_		—	TRISC2	TRISC1	TRISC0	54
TMR1L	Timer1 Reg	gister Low By	⁄te						52
TMR1H	Timer1 Reg	gister High B	yte						52
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52
TMR3H	Timer3 Reg	gister High B	yte						53
TMR3L	Timer3 Reg	gister Low By	⁄te						53
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	53
CCPR1L	Capture/Co	ompare/PWN	I Register 1	Low Byte	1		L	1	53
CCPR1H	Capture/Compare/PWM Register 1 High Byte								53
CCP1CON	P1M1 ⁽²⁾	P1M1 ⁽²⁾ P1M0 ⁽²⁾ DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0							53
CCPR2L	Capture/Co	Capture/Compare/PWM Register 2 Low Byte							
CCPR2H	Capture/Co	ompare/PWN	I Register 2	High Byte					53
CCP2CON		_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	53

TARI E 15-3-	REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3
IADLE 15-5.	REGISTERS ASSOCIATED WITH CAFTURE, COWFARE, HWERT AND HWERS

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'.

2: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

© 2007 Microchip Technology Inc.

# 15.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

Note:	Clearing the CCP2CON register will force the RB3 or RC1 output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC
	I/O data latch.

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.4.4** "Setup for PWM Operation".

### FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

### FIGURE 15-4: PWM OUTPUT



## 15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:


### **EQUATION 15-1:**

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH



# 15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> bits contain the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

## **EQUATION 15-2:**

```
PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) •
Tosc • (TMR2 Prescale Value)
```

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

### **EQUATION 15-3:**

PWM Resolution (max) = 
$$\frac{\log(\frac{Fosc}{FpWM})}{\log(2)}$$
 bits

**Note:** If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

## TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

### 15.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 16.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

### 15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	52
PIR1	SPPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽²⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	54
TRISC	TRISC7	TRISC6	_	_	_	TRISC2	TRISC1	TRISC0	54
TMR2	Timer2 Reg	jister							52
PR2	Timer2 Per	iod Register							52
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
CCPR1L	Capture/Co	mpare/PWM	Register 1 l	_ow Byte					53
CCPR1H	Capture/Co	mpare/PWM	Register 1 I	High Byte					53
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	53
CCPR2L	Capture/Co	mpare/PWM	Register 2 l	_ow Byte					53
CCPR2H	Capture/Compare/PWM Register 2 High Byte								53
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	53
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1(2)	PSSBD0(2)	53
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	53

### TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

**Note 1:** The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'.

2: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

# 16.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE

Note:	The ECCP module is implemented only in
	40/44-pin devices.

In PIC18F4455/4550 devices, CCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in **Section 16.4** "Enhanced PWM Mode". Capture, Compare and single output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 16-1. It differs from the CCPxCON registers in PIC18F2255/2550 devices in that the two Most Significant bits are implemented to control PWM functionality.

# REGISTER 16-1: CCP1CON: ECCP CONTROL REGISTER (40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:				
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-6	<u>If CCP11</u> xx = P1 <u>If CCP11</u> 00 = Sir 01 = Fu 10 = Ha	<b>1M0:</b> Enhanced PWM Output <u>M3:CCP1M2 = 00, 01, 10:</u> A assigned as Capture/Comp <u>M3:CCP1M2 = 11:</u> agle output: P1A modulated; F II-bridge output forward: P1D If-bridge output: P1A, P1B mod II-bridge output reverse: P1B	pare input/output; P1B, P1C, F P1B, P1C, P1D assigned as p modulated; P1A active; P1B, dulated with dead-band contro	oort pins P1C inactive J; P1C, P1D assigned as port pins
bit 5-4	DC1B1: Capture Unused. Compare Unused. PWM me	DC1B0: PWM Duty Cycle Bit mode: e mode: ode: its are the two LSbs of the 10-	1 and Bit 0	It MSbs of the duty cycle are found
bit 3-0	0000 = 0 0001 = 1 0010 = 0 0011 = 0 0100 = 0 0101 = 0 1010 = 0 1001 = 0 1011 = 0 1001 = 1 1100 = 1 1110 = 1	<b>3:CCP1M0</b> : Enhanced CCP M Capture/Compare/PWM off (re Reserved Compare mode, toggle output Capture mode Capture mode, every falling e Capture mode, every falling e Capture mode, every falling e Capture mode, every falling e Capture mode, every 16th risi Compare mode, initialize CCF Compare mode, initialize CCF Compare mode, generate soft Compare mode, trigger specia PWM mode: P1A, P1C active PWM mode: P1A, P1C active PWM mode: P1A, P1C active PWM mode: P1A, P1C active	esets ECCP module) t on match dge g edge g edge 21 pin low, set output on comp 21 pin high, clear output on comp tware interrupt only, CCP1 pir al event (CCP1 resets TMR1 -high; P1B, P1D active-high -high; P1B, P1D active-low -low; P1B, P1D active-high	ompare match (set CCP1IF) n reverts to I/O state

In addition to the expanded range of modes available through the CCP1CON register, the ECCP module has two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCP1DEL (Dead-Band Delay)
- ECCP1AS (Auto-Shutdown Configuration)

# **16.1 ECCP Outputs and Configuration**

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 16-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

### 16.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in Section 15.1.1 "CCP Modules and Timer Resources".

# 16.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP. These are discussed in detail in Section 15.2 "Capture Mode" and Section 15.3 "Compare Mode".

## 16.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1H:CCPR1L registers to effectively be a 16-bit programmable period register for Timer1 or Timer3.

### 16.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode as described in **Section 15.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode, as in Table 16-1.

ECCP Mode	CCP1CON Configuration	RC2	RD5	RD6	RD7			
All PIC18F4455/4550 devices:								
Compatible CCP	00xx 11xx	CCP1	RD5/SPP5	RD6/SPP6	RD7/SPP7			
Dual PWM	10xx 11xx	P1A	P1B	RD6/SPP6	RD7/SPP7			
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D			

### TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES

**Legend:** x = Don't care. Shaded cells indicate pin assignments not used by ECCP in a given mode.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 15.4.4 "Setup for PWM Operation" or Section 16.4.9 "Setup for PWM Operation". The latter is more generic but will work for either single or multi-output PWM.

# 16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

### 16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation:


### EQUATION 16-1:

$$PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
  - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

# FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



### 16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation.

### **EQUATION 16-2:**

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>• Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

#### **EQUATION 16-3:**

PWM Resolution (max) = 
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

### 16.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

8

The Single Output mode is the standard PWM mode discussed in **Section 16.4 "Enhanced PWM Mode**". The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 16-2 and Figure 16-3.

7

6.58

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz				
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1				
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h				

10

10

# TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

10

Maximum Resolution (bits)

# FIGURE 16-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

	CCP1CON <7:6>	SIGNAL	0	Duty Cycle	، لو	PR2 + 1
		P1A Modulated	-		Period ———	<b>→</b>
00	(Single Output)	P1A Modulated	Delay	.(1)	Delay ⁽¹⁾	
10	(Half-Bridge)	P1B Modulated	_ :			
		P1A Active	 			
01	(Full-Bridge, Forward)	P1B Inactive P1C Inactive	_		1 1 1 1	       
		P1D Modulated			1	1 1 1 1
		P1A Inactive	— ı — <u> </u>		- - - -	
11	(Full-Bridge, Reverse)	P1B Modulated			1	1 1 1
	<b>-</b> ,	P1C Active				1
		P1D Inactive			<u>.</u>	

### FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

	CCP1CON <7:6>	SIGNAL	0	Duty Cycle	- <b>&gt;</b>	<b>PR2 +</b> 1
	<7:0>				– Period –	
00	(Single Output)	P1A Modulated		, ]		
		P1A Modulated		Delay ⁽¹⁾	Delay ⁽¹⁾	
10	(Half-Bridge)	P1B Modulated		Delay		
		P1A Active		י ו ו	1 1	1 1 1
01	(Full-Bridge,	P1B Inactive		1 1 1	1 	1 
01	Forward)	P1C Inactive		1 1 1		
		P1D Modulated		j		1 1 1
		P1A Inactive		1 1 1	1 1 1	
11	(Full-Bridge,	P1B Modulated		i i		
	Reverse)	P1C Active		1 1 1		1 1 <del>1</del>
		P1D Inactive		י י י		1 

#### • Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)

- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
- Delay = 4 * Tosc * (ECCP1DEL<6:0>)

Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 16.4.6 "Programmable Dead-Band Delay").


### 16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.


In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits PDC6:PDC0 sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.6** "**Programmable Dead-Band Delay**" for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

#### FIGURE 16-4: HALF-BRIDGE PWM OUTPUT





## FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS




### 16.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 16-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2>, PORTD<5>, PORTD<6> and PORTD<7> data latches. The TRISC<2>, TRISD<5>, TRISD<6> and TRISD<7> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.







## FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

## 16.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS1:T2CKPS0 bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the ECCP module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs, P1A and P1D, become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD, (see Figure 16-7) for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

### FIGURE 16-8: PWM DIRECTION CHANGE



### FIGURE 16-9: PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE



© 2007 Microchip Technology Inc.

#### 16.4.6 PROGRAMMABLE DEAD-BAND DELAY

Note:	Programmable dead-band delay is not
	implemented in 28-pin devices with
	standard CCP modules.

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-4 for illustration. Bits PDC6:PDC0 of the ECCP1DEL register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TCY or 4 TOSC). These bits are not available on 28-pin devices, as the standard CCP module does not support half-bridge operation.

## 16.4.7 ENHANCED PWM AUTO-SHUTDOWN

When ECCP is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the comparator modules, a low level on the RB0/AN12/INT0/FLT0/SDI/SDA pin, or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the INT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCP1AS3:ECCP1AS0). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

**Note:** Writing to the ECCPASE bit is disabled while a shutdown condition is active.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6 ⁽¹⁾	PDC5 ⁽¹⁾	PDC4 ⁽¹⁾	PDC3 ⁽¹⁾	PDC2 ⁽¹⁾	PDC1 ⁽¹⁾	PDC0 ⁽¹⁾
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7 bit 6-0	1 = Upon aut the PWM 0 = Upon aut <b>PDC6:PDC0:</b>	l restarts autom o-shutdown, E PWM Delay C	e ECCPASE to natically CCPASE mus ount bits ⁽¹⁾	t be cleared in	atically once the software to res en the schedule	tart the PWM ⁾	

# REGISTER 16-2: ECCP1DEL: PWM DEAD-BAND DELAY REGISTER

Note 1: Reserved on 28-pin devices; maintain these bits clear.

# REGISTER 16-3: ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽¹⁾	PSSBD0 ⁽¹⁾				
bit 7							bit 0				
Legend:											
R = Readable		W = Writable		•	nented bit, read	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 7	FCCPASE F	CCP Auto-Shu	tdown Event 9	Status hit							
bit i					in shutdown sta	te					
		utputs are operation									
bit 6-4	ECCPAS2: ECCPAS0: ECCP Auto-Shutdown Source Select bits										
	111 = FLT0 or Comparator 1 or Comparator 2										
	110 = FLT0 or Comparator 2										
	101 = FLT0 or Comparator 1										
	100 <b>= FLT0</b>	_									
	011 = Either Comparator 1 or 2										
	010 = Comparator 2 output 001 = Comparator 1 output										
	000 = Auto-shutdown is disabled										
bit 3-2	PSSAC1:PSSAC0: Pins A and C Shutdown State Control bits										
	1x = Pins A and C tri-state (40/44-pin devices)										
	01 = Drive Pins A and C to '1'										
	00 = Drive Pins A and C to '0'										
bit 1-0	PSSBD1:PS	SBD0: Pins B a	nd D Shutdov	vn State Contro	ol bits ⁽¹⁾						
	1x = Pins B a										
		ns B and D to '	_								
	00 = Drive Pi	ns B and D to '	0′								

**Note 1:** Reserved on 28-pin devices; maintain these bits clear.

© 2007 Microchip Technology Inc.

### 16.4.7.1 Auto-Shutdown and Auto-Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, if the auto-shutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.


# 16.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).


The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

### FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)



### FIGURE 16-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



## 16.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

- Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If Auto-Shutdown is required do the following:
  - Disable Auto-Shutdown (ECCPASE = 0)
    - Configure source (FLT0, Comparator 1 or Comparator 2)
  - Wait for non-shutdown condition
- 4. Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
  - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
  - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 6. For Half-Bridge Output mode, set the dead-band delay by loading ECCP1DEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
  - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
  - Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
  - Set the ECCPASE bit (ECCP1AS<7>).
  - Configure the comparators using the CMCON register.
  - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 9. Configure and start TMR2:
  - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
  - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
  - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
  - Wait until TMRn overflows (TMRnIF bit is set).
  - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
  - Clear the ECCPASE bit (ECCP1AS<7>).

# 16.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

# 16.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

## 16.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	51
RCON	IPEN	SBOREN ⁽¹⁾	—	RI	TO	PD	POR	BOR	52
IPR1	SPPIP ⁽²⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
PIR1	SPPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	54
TRISC	TRISC7	TRISC6	_	_	—	TRISC2	TRISC1	TRISC0	54
TRISD ⁽²⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	54
TMR1L	Timer1 Reg	gister Low Byte	Э						52
TMR1H	Timer1 Reg	gister High Byt	e						52
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	52
TMR2	Timer2 Mod	dule Register							52
T2CON		T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
PR2	Timer2 Per	iod Register							52
TMR3L	Timer3 Reg	gister Low Byte	Э						53
TMR3H	Timer3 Reg	gister High Byt	е						53
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	53
CCPR1L	Capture/Co	mpare/PWM I	Register 1 (LS	SB)					53
CCPR1H	Capture/Co	mpare/PWM I	Register 1 (M	SB)					53
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	53
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0(2)	53
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	53

### TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP MODULE AND TIMER1 TO TIMER3

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'.

2: These bits or registers are unimplemented in 28-pin devices; always maintain these bits clear.

# 17.0 UNIVERSAL SERIAL BUS (USB)

This section describes the details of the USB peripheral. Because of the very specific nature of the module, knowledge of USB is expected. Some high-level USB information is provided in **Section 17.10 "Overview of USB"** only for application design reference. Designers are encouraged to refer to the official specification published by the USB Implementers Forum (USB-IF) for the latest information. USB Specification Revision 2.0 is the most current specification at the time of publication of this document.


# 17.1 Overview of the USB Peripheral

The PIC18FX455/X550 device family contains a full-speed and low-speed compatible USB Serial Interface Engine (SIE) that allows fast communication between any USB host and the PIC[®] microcontroller.

The SIE can be interfaced directly to the USB, utilizing the internal transceiver, or it can be connected through an external transceiver. An internal 3.3V regulator is also available to power the internal transceiver in 5V applications.

Some special hardware features have been included to improve performance. Dual port memory in the device's data memory space (USB RAM) has been supplied to share direct memory access between the microcontroller core and the SIE. Buffer descriptors are also provided, allowing users to freely program endpoint memory usage within the USB RAM space. A Streaming Parallel Port has been provided to support the uninterrupted transfer of large volumes of data, such as isochronous data, to external memory buffers.

Figure 17-1 presents a general overview of the USB peripheral and its features.



### FIGURE 17-1: USB PERIPHERAL AND OPTIONS

# 17.2 USB Status and Control

The operation of the USB module is configured and managed through three control registers. In addition, a total of 22 registers are used to manage the actual USB transactions. The registers are:

- USB Control register (UCON)
- USB Configuration register (UCFG)
- USB Transfer Status register (USTAT)
- USB Device Address register (UADDR)
- Frame Number registers (UFRMH:UFRML)
- Endpoint Enable registers 0 through 15 (UEPn)

### 17.2.1 USB CONTROL REGISTER (UCON)

The USB Control register (Register 17-1) contains bits needed to control the module behavior during transfers. The register contains bits that control the following:

- Main USB Peripheral Enable
- Ping-Pong Buffer Pointer Reset
- Control of the Suspend mode
- Packet Transfer Disable

In addition, the USB Control register contains a status bit, SE0 (UCON<5>), which is used to indicate the occurrence of a single-ended zero on the bus. When the USB module is enabled, this bit should be monitored to determine whether the differential data lines have come out of a single-ended zero condition. This helps to differentiate the initial power-up state from the USB Reset signal.

The overall operation of the USB module is controlled by the USBEN bit (UCON<3>). Setting this bit activates the module and resets all of the PPBI bits in the Buffer Descriptor Table to '0'. This bit also activates the on-chip voltage regulator and connects internal pull-up resistors, if they are enabled. Thus, this bit can be used as a soft attach/detach to the USB. Although all status and control bits are ignored when this bit is clear, the module needs to be fully preconfigured prior to setting this bit.

## REGISTER 17-1: UCON: USB CONTROL REGISTER

U-0	R/W-0	R-x	R/C-0	R/W-0	R/W-0	R/W-0	U-0
—	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND	—
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	<b>PPBRST:</b> Ping-Pong Buffers Reset bit 1 = Reset all Ping-Pong Buffer Pointers to the Even Buffer Descriptor (BD) banks
	0 = Ping-Pong Buffer Pointers not being reset
bit 5	SE0: Live Single-Ended Zero Flag bit
	<ul> <li>1 = Single-ended zero active on the USB bus</li> <li>0 = No single-ended zero detected</li> </ul>
bit 4	PKTDIS: Packet Transfer Disable bit
	<ul> <li>1 = SIE token and packet processing disabled, automatically set when a SETUP token is received</li> <li>0 = SIE token and packet processing enabled</li> </ul>
bit 3	USBEN: USB Module Enable bit
	<ul> <li>1 = USB module and supporting circuitry enabled (device attached)</li> <li>0 = USB module and supporting circuitry disabled (device detached)</li> </ul>
bit 2	RESUME: Resume Signaling Enable bit
	<ul> <li>1 = Resume signaling activated</li> <li>0 = Resume signaling disabled</li> </ul>
bit 1	SUSPND: Suspend USB bit
	<ul> <li>1 = USB module and supporting circuitry in Power Conserve mode, SIE clock inactive</li> <li>0 = USB module and supporting circuitry in normal operation, SIE clock clocked at the configured rate</li> </ul>
bit 0	Unimplemented: Read as '0'

The PPBRST bit (UCON<6>) controls the Reset status when Double-Buffering mode (ping-pong buffering) is used. When the PPBRST bit is set, all Ping-Pong Buffer Pointers are set to the Even buffers. PPBRST has to be cleared by firmware. This bit is ignored in buffering modes not using ping-pong buffering.

The PKTDIS bit (UCON<4>) is a flag indicating that the SIE has disabled packet transmission and reception. This bit is set by the SIE when a SETUP token is received to allow setup processing. This bit cannot be set by the microcontroller, only cleared; clearing it allows the SIE to continue transmission and/or reception. Any pending events within the Buffer Descriptor Table will still be available, indicated within the USTAT register's FIFO buffer.

The RESUME bit (UCON<2>) allows the peripheral to perform a remote wake-up by executing Resume signaling. To generate a valid remote wake-up, firmware must set RESUME for 10 ms and then clear the bit. For more information on Resume signaling, see Sections 7.1.7.5, 11.4.4 and 11.9 in the USB 2.0 specification.

The SUSPND bit (UCON<1>) places the module and supporting circuitry (i.e., voltage regulator) in a low-power mode. The input clock to the SIE is also disabled. This bit should be set by the software in response to an IDLEIF interrupt. It should be reset by the microcontroller firmware after an ACTVIF interrupt is observed. When this bit is active, the device remains attached to the bus but the transceiver outputs remain Idle. The voltage on the VUSB pin may vary depending on the value of this bit. Setting this bit before a IDLEIF request will result in unpredictable bus behavior.

Note: While in Suspend mode, a typical bus powered USB device is limited to 500 μA of current. This is the complete current drawn by the PIC device and its supporting circuitry. Care should be taken to assure minimum current draw when the device enters Suspend mode.

## 17.2.2 USB CONFIGURATION REGISTER (UCFG)

Prior to communicating over USB, the module's associated internal and/or external hardware must be configured. Most of the configuration is performed with the UCFG register (Register 17-2). The separate USB voltage regulator (see Section 17.2.2.8 "Internal Regulator") is controlled through the Configuration registers.

The UFCG register contains most of the bits that control the system level behavior of the USB module. These include:

- Bus Speed (full speed versus low speed)
- On-Chip Pull-up Resistor Enable
- On-Chip Transceiver Enable
- Ping-Pong Buffer Usage

The UCFG register also contains two bits which aid in module testing, debugging and USB certifications. These bits control output enable state monitoring and eye pattern generation.

**Note:** The USB speed, transceiver and pull-up should only be configured during the module setup phase. It is not recommended to switch these settings while the module is enabled.

### 17.2.2.1 Internal Transceiver

The USB peripheral has a built-in, USB 2.0, full-speed and low-speed compliant transceiver, internally connected to the SIE. This feature is useful for low-cost single chip applications. The UTRDIS bit (UCFG<3>) controls the transceiver; it is enabled by default (UTRDIS = 0). The FSEN bit (UCFG<2>) controls the transceiver speed; setting the bit enables full-speed operation.


The on-chip USB pull-up resistors are controlled by the UPUEN bit (UCFG<4>). They can only be selected when the on-chip transceiver is enabled.

The USB specification requires 3.3V operation for communications; however, the rest of the chip may be running at a higher voltage. Thus, the transceiver is supplied power from a separate source, VUSB.

### 17.2.2.2 External Transceiver

This module provides support for use with an off-chip transceiver. The off-chip transceiver is intended for applications where physical conditions dictate the location of the transceiver to be away from the SIE. For example, applications that require isolation from the USB could use an external transceiver through some isolation to the microcontroller's SIE (Figure 17-2). External transceiver operation is enabled by setting the UTRDIS bit.

### FIGURE 17-2: TYPICAL EXTERNAL TRANSCEIVER WITH ISOLATION



R/W-0	) R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
UTEYI	E UOEMON ⁽¹⁾	_	UPUEN ^(2,3)	UTRDIS ⁽²⁾	FSEN ⁽²⁾	PPB1	PPB0				
bit 7							bit				
Legend:											
R = Read	able bit	W = Writable	e bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value	e at POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	UTEYE: USB 1 = Eye patte 0 = Eye patte	ern test enabl									
bit 6	UOEMON: US	SB OE Monite nal active; it ir	or Enable bit ⁽¹⁾ ndicates interval	s during which	the D+/D- line	es are driving					
bit 5	Unimplemen		ʻ0'								
bit 4	UPUEN: USB	<b>UPUEN:</b> USB On-Chip Pull-up Enable bit ^(2,3)									
	1 = On-chip p 0 = On-chip p		d (pull-up on D+ ed	- with FSEN =	1 or D- with F	SEN = 0)					
bit 3	UTRDIS: On-	JTRDIS: On-Chip Transceiver Disable bit ⁽²⁾									
	1 = On-chip tr 0 = On-chip tr		abled; digital tra tive	ansceiver inter	face enabled						
bit 2	FSEN: Full-S	beed Enable	bit ⁽²⁾								
			trols transceiver trols transceive	•	•						
bit 1-0	PPB1:PPB0:	Ping-Pong B	uffers Configura	ation bits							
	10 = Even/Oc 01 = Even/Oc	ld ping-pong ld ping-pong	buffers enabled buffers enabled buffer enabled f buffers disabled	for all endpoir or OUT Endpo	nts						
Note 1: 2:	The UPUEN, UTR	If UTRDIS is set, the UOE signal will be active independent of the UOEMON bit setting. The UPUEN, UTRDIS and FSEN bits should never be changed while the USB module is enabled. values must be preconfigured prior to enabling the module.									
3:	This bit is only valid	• .	•		RDIS = 0): othe	erwise it is ignor	ed				

### REGISTER 17-2: UCFG: USB CONFIGURATION REGISTER

3: This bit is only valid when the on-chip transceiver is active (UTRDIS = 0); otherwise, it is ignored.

There are 6 signals from the module to communicate with and control an external transceiver:

- VM: Input from the single-ended D- line
- VP: Input from the single-ended D+ line
- RCV: Input from the differential receiver
- VMO: Output to the differential line driver
- · VPO: Output to the differential line driver
- UOE: Output enable

The VPO and VMO signals are outputs from the SIE to the external transceiver. The RCV signal is the output from the external transceiver to the SIE; it represents the differential signals from the serial bus translated into a single pulse train. The VM and VP signals are used to report conditions on the serial bus to the SIE that can't be captured with the RCV signal. The combinations of states of these signals and their interpretation are listed in Table 17-1 and Table 17-2.

# TABLE 17-1:DIFFERENTIAL OUTPUTS TO<br/>TRANSCEIVER

VPO	VMO	Bus State
0	0	Single-Ended Zero
0	1	Differential '0'
1	0	Differential '1'
1	1	Illegal Condition

# TABLE 17-2:SINGLE-ENDED INPUTSFROM TRANSCEIVER

VP	VM	Bus State
0	0	Single-Ended Zero
0	1	Low Speed
1	0	High Speed
1	1	Error

The  $\overline{\text{UOE}}$  signal toggles the state of the external transceiver. This line is pulled low by the device to enable the transmission of data from the SIE to an external device.


### 17.2.2.3 Internal Pull-up Resistors

The PIC18FX455/X550 devices have built-in pull-up resistors designed to meet the requirements for low-speed and full-speed USB. The UPUEN bit (UCFG<4>) enables the internal pull-ups. Figure 17-1 shows the pull-ups and their control.

## 17.2.2.4 External Pull-up Resistors

External pull-up may also be used. The VUSB pin may be used to pull up D+ or D-. The pull-up resistor must be  $1.5 \text{ k}\Omega \text{ (}\pm5\%\text{)}$  as required by the USB specifications. Figure 17-3 shows an example.

## FIGURE 17-3: EXTERNAL CIRCUITRY



# 17.2.2.5 Ping-Pong Buffer Configuration

The usage of ping-pong buffers is configured using the PPB1:PPB0 bits. Refer to **Section 17.4.4** "**Ping-Pong Buffering**" for a complete explanation of the ping-pong buffers.

### 17.2.2.6 USB Output Enable Monitor

The USB  $\overline{OE}$  monitor provides indication as to whether the SIE is listening to the bus or actively driving the bus. This is enabled by default when using an external transceiver or when UCFG<6> = 1.

The USB  $\overline{\text{OE}}$  monitoring is useful for initial system debugging, as well as scope triggering during eye pattern generation tests.

## 17.2.2.7 Eye Pattern Test Enable

An automatic eye pattern test can be generated by the module when the UCFG<7> bit is set. The eye pattern output will be observable based on module settings, meaning that the user is first responsible for configuring the SIE clock settings, pull-up resistor and Transceiver mode. In addition, the module has to be enabled.

Once UTEYE is set, the module emulates a switch from a receive to transmit state and will start transmitting a J-K-J-K bit sequence (K-J-K-J for full speed). The sequence will be repeated indefinitely while the Eye Pattern Test mode is enabled.

Note that this bit should never be set while the module is connected to an actual USB system. This test mode is intended for board verification to aid with USB certification tests. It is intended to show a system developer the noise integrity of the USB signals which can be affected by board traces, impedance mismatches and proximity to other system components. It does not properly test the transition from a receive to a transmit state. Although the eye pattern is not meant to replace the more complex USB certification test, it should aid during first order system debugging.

### 17.2.2.8 Internal Regulator

The PIC18FX455/X550 devices have a built-in 3.3V regulator to provide power to the internal transceiver and provide a source for the internal/external pull-ups. An external 220 nF (±20%) capacitor is required for stability.

Note: The drive from VUSB is sufficient to only drive an external pull-up in addition to the internal transceiver.

The regulator is enabled by default and can be disabled through the VREGEN Configuration bit. When enabled, the voltage is visible on pin VUSB. When the regulator is disabled, a 3.3V source must be provided through the VUSB pin for the internal transceiver. If the internal transceiver is disabled, VUSB is not used.

**Note 1:** Do not enable the internal regulator if an external regulator is connected to VUSB.

2: VDD must be greater than VUSB at all times, even with the regulator disabled.

# 17.2.3 USB STATUS REGISTER (USTAT)

The USB Status register reports the transaction status within the SIE. When the SIE issues a USB transfer complete interrupt, USTAT should be read to determine the status of the transfer. USTAT contains the transfer endpoint number, direction and Ping-Pong Buffer Pointer value (if used).


Note:	The data in the USB Status register is valid
	only when the TRNIF interrupt flag is asserted.

The USTAT register is actually a read window into a four-byte status FIFO, maintained by the SIE. It allows the microcontroller to process one transfer while the SIE processes additional endpoints (Figure 17-4). When the SIE completes using a buffer for reading or writing data, it updates the USTAT register. If another USB transfer is performed before a transaction complete interrupt is serviced, the SIE will store the status of the next transfer into the status FIFO.

Clearing the transfer complete flag bit, TRNIF, causes the SIE to advance the FIFO. If the next data in the FIFO holding register is valid, the SIE will immediately reassert the interrupt. If no additional data is present, TRNIF will remain clear; USTAT data will no longer be reliable.

Note: If an endpoint request is received while the USTAT FIFO is full, the SIE will automatically issue a NAK back to the host.

### FIGURE 17-4: USTAT FIFO



# REGISTER 17-3: USTAT: USB STATUS REGISTER

U-0	R-x	R-x	R-x	R-x	R-x	R-x	U-0			
_	ENDP3	ENDP2	ENDP1	ENDP0	DIR	PPBI ⁽¹⁾	_			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
bit 7	•	ted: Read as '								
bit 6-3					•					
	0001 = Endpoint 1 0000 = Endpoint 0									
bit 2	DIR: Last BD	Direction Indic	ator bit							
		ransaction was ransaction was		ETUP token						
bit 1	PPBI: Ping-P	ong BD Pointe	r Indicator bit ⁽	(1)						
	<ul> <li>1 = The last transaction was to the Odd BD bank</li> <li>0 = The last transaction was to the Even BD bank</li> </ul>									
bit 0	Unimplemen	ted: Read as '	0'							
Note 1: Thi	is bit is only vali	d for endpoints	with available	e Even and Od	d BD registers.					

### 17.2.4 USB ENDPOINT CONTROL

Each of the 16 possible bidirectional endpoints has its own independent control register, UEPn (where 'n' represents the endpoint number). Each register has an identical complement of control bits. The prototype is shown in Register 17-4.

The EPHSHK bit (UEPn<4>) controls handshaking for the endpoint; setting this bit enables USB handshaking. Typically, this bit is always set except when using isochronous endpoints.

The EPCONDIS bit (UEPn<3>) is used to enable or disable USB control operations (SETUP) through the endpoint. Clearing this bit enables SETUP transactions. Note that the corresponding EPINEN and EPOUTEN bits must be set to enable IN and OUT transactions. For Endpoint 0, this bit should always be cleared since the USB specifications identify Endpoint 0 as the default control endpoint.

The EPOUTEN bit (UEPn<2>) is used to enable or disable USB OUT transactions from the host. Setting this bit enables OUT transactions. Similarly, the EPINEN bit (UEPn<1>) enables or disables USB IN transactions from the host.

The EPSTALL bit (UEPn<0>) is used to indicate a STALL condition for the endpoint. If a STALL is issued on a particular endpoint, the EPSTALL bit for that endpoint pair will be set by the SIE. This bit remains set until it is cleared through firmware, or until the SIE is reset.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL ⁽¹⁾
bit 7							bit 0

### REGISTER 17-4: UEPn: USB ENDPOINT n CONTROL REGISTER (UEP0 THROUGH UEP15)

Legend:									
R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented bit,	, read as '0'					
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7-5	Unimple	emented: Read as '0'							
bit 4	-	K: Endpoint Handshake Enal	ble bit						
	<ul> <li>1 = Endpoint handshake enabled</li> <li>0 = Endpoint handshake disabled (typically used for isochronous endpoints)</li> </ul>								
bit 3	EPCON	EPCONDIS: Bidirectional Endpoint Control bit							
	If EPOUTEN = 1 and EPINEN = 1: 1 = Disable Endpoint n from control transfers; only IN and OUT transfers allowed 0 = Enable Endpoint n for control (SETUP) transfers; IN and OUT transfers also allowed								
bit 2	EPOUTEN: Endpoint Output Enable bit								
		point n output enabled point n output disabled							
bit 1	EPINEN	EPINEN: Endpoint Input Enable bit							
		<ul> <li>1 = Endpoint n input enabled</li> <li>0 = Endpoint n input disabled</li> </ul>							
bit 0	EPSTAL	EPSTALL: Endpoint Stall Enable bit ⁽¹⁾							
	1 = End	point n is stalled							
	0 – Endr	0 = Endpoint n is not stalled							

**Note 1:** Valid only if Endpoint n is enabled; otherwise, the bit is ignored.

^{© 2007} Microchip Technology Inc.

### 17.2.5 USB ADDRESS REGISTER (UADDR)

The USB Address register contains the unique USB address that the peripheral will decode when active. UADDR is reset to 00h when a USB Reset is received, indicated by URSTIF, or when a Reset is received from the microcontroller. The USB address must be written by the microcontroller during the USB setup phase (enumeration) as part of the Microchip USB firmware support.

### 17.2.6 USB FRAME NUMBER REGISTERS (UFRMH:UFRML)

The Frame Number registers contain the 11-bit frame number. The low-order byte is contained in UFRML, while the three high-order bits are contained in UFRMH. The register pair is updated with the current frame number whenever a SOF token is received. For the microcontroller, these registers are read-only. The Frame Number register is primarily used for isochronous transfers.


# 17.3 USB RAM

USB data moves between the microcontroller core and the SIE through a memory space known as the USB RAM. This is a special dual port memory that is mapped into the normal data memory space in Banks 4 through 7 (400h to 7FFh) for a total of 1 Kbyte (Figure 17-5).

Bank 4 (400h through 4FFh) is used specifically for endpoint buffer control, while Banks 5 through 7 are available for USB data. Depending on the type of buffering being used, all but 8 bytes of Bank 4 may also be available for use as USB buffer space.

Although USB RAM is available to the microcontroller as data memory, the sections that are being accessed by the SIE should not be accessed by the microcontroller. A semaphore mechanism is used to determine the access to a particular buffer at any given time. This is discussed in **Section 17.4.1.1 "Buffer Ownership"**.

### FIGURE 17-5: IMPLEMENTATION OF USB RAM IN DATA MEMORY SPACE 000h User Data 000h User Data Banks 0 to 3 User Data Buffer Descriptors, USB Data or User Data 4FFh 500h



# 17.4 Buffer Descriptors and the Buffer Descriptor Table

The registers in Bank 4 are used specifically for endpoint buffer control in a structure known as the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configuration.

The BDT is composed of Buffer Descriptors (BD) which are used to define and control the actual buffers in the USB RAM space. Each BD, in turn, consists of four registers, where n represents one of the 64 possible BDs (range of 0 to 63):

- BDnSTAT: BD Status register
- BDnCNT: BD Byte Count register
- BDnADRL: BD Address Low register
- BDnADRH: BD Address High register

BDs always occur as a four-byte block in the sequence, BDnSTAT:BDnCNT:BDnADRL:BDnADRH. The address of BDnSTAT is always an offset of (4n - 1) (in hexadecimal) from 400h, with n being the buffer descriptor number.

Depending on the buffering configuration used (Section 17.4.4 "Ping-Pong Buffering"), there are up to 32, 33 or 64 sets of buffer descriptors. At a minimum, the BDT must be at least 8 bytes long. This is because the USB specification mandates that every device must have Endpoint 0 with both input and output for initial setup. Depending on the endpoint and buffering configuration, the BDT can be as long as 256 bytes.


Although they can be thought of as Special Function Registers, the Buffer Descriptor Status and Address registers are not hardware mapped, as conventional microcontroller SFRs in Bank 15 are. If the endpoint corresponding to a particular BD is not enabled, its registers are not used. Instead of appearing as unimplemented addresses, however, they appear as available RAM. Only when an endpoint is enabled by setting the UEPn<1> bit does the memory at those addresses become functional as BD registers. As with any address in the data memory space, the BD registers have an indeterminate value on any device Reset.

An example of a BD for a 64-byte buffer, starting at 500h, is shown in Figure 17-6. A particular set of BD registers is only valid if the corresponding endpoint has been enabled using the UEPn register. All BD registers are available in USB RAM. The BD for each endpoint should be set up prior to enabling the endpoint.

## 17.4.1 BD STATUS AND CONFIGURATION

Buffer descriptors not only define the size of an endpoint buffer, but also determine its configuration and control. Most of the configuration is done with the BD Status register, BDnSTAT. Each BD has its own unique and correspondingly numbered BDnSTAT register.

# FIGURE 17-6: EXAMPLE OF A BUFFER DESCRIPTOR



Unlike other control registers, the bit configuration for the BDnSTAT register is context sensitive. There are two distinct configurations, depending on whether the microcontroller or the USB module is modifying the BD and buffer at a particular time. Only three bit definitions are shared between the two.

## 17.4.1.1 Buffer Ownership

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory.

This is done by using the UOWN bit (BDnSTAT<7>) as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The buffer descriptors have a different meaning based on the source of the register update. Prior to placing ownership with the USB peripheral, the user can configure the basic operation of the peripheral through the BDnSTAT bits. During this time, the byte count and buffer location registers can also be set.

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the SIE updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count, BDnCNT, is updated. The BDnSTAT byte of the BDT should always be the last byte updated when preparing to arm an endpoint. The SIE will clear the UOWN bit when a transaction has completed. The only exception to this is when KEN is enabled and/or BSTALL is enabled.

No hardware mechanism exists to block access when the UOWN bit is set. Thus, unexpected behavior can occur if the microcontroller attempts to modify memory when the SIE owns it. Similarly, reading such memory may produce inaccurate data until the USB peripheral returns ownership to the microcontroller.

### 17.4.1.2 BDnSTAT Register (CPU Mode)

When UOWN = 0, the microcontroller core owns the BD. At this point, the other seven bits of the register take on control functions.

The Keep Enable bit, KEN (BDnSTAT<5>), determines if a BD stays enabled. If the bit is set, once the UOWN bit is set, it will remain owned by the SIE independent of the endpoint activity. This prevents the USTAT FIFO from being updated, as well as the transaction complete interrupt from being set for the endpoint. This feature should only be enabled when the Streaming Parallel Port is selected as the data I/O channel instead of USB RAM.

The Address Increment Disable bit, INCDIS (BDnSTAT<4>), controls the SIE's automatic address increment function. Setting INCDIS disables the auto-increment of the buffer address by the SIE for each byte transmitted or received. This feature should only be enabled when using the Streaming Parallel Port, where each data byte is processed to or from the same memory location.

The Data Toggle Sync Enable bit, DTSEN (BDnSTAT<3>), controls data toggle parity checking. Setting DTSEN enables data toggle synchronization by

the SIE. When enabled, it checks the data packet's parity against the value of DTS (BDnSTAT<6>). If a packet arrives with an incorrect synchronization, the data will essentially be ignored. It will not be written to the USB RAM and the USB transfer complete interrupt flag will not be set. The SIE will send an ACK token back to the host to Acknowledge receipt, however. The effects of the DTSEN bit on the SIE are summarized in Table 17-3.

The Buffer Stall bit, BSTALL (BDnSTAT<2>), provides support for control transfers, usually one-time stalls on Endpoint 0. It also provides support for the SET_FEATURE/CLEAR_FEATURE commands specified in Chapter 9 of the USB specification; typically, continuous STALLs to any endpoint other than the default control endpoint.

The BSTALL bit enables buffer stalls. Setting BSTALL causes the SIE to return a STALL token to the host if a received token would use the BD in that location. The EPSTALL bit in the corresponding UEPn control register is set and a STALL interrupt is generated when a STALL is issued to the host. The UOWN bit remains set and the BDs are not changed unless a SETUP token is received. In this case, the STALL condition is cleared and the ownership of the BD is returned to the microcontroller core.

The BD9:BD8 bits (BDnSTAT<1:0>) store the two most significant digits of the SIE byte count; the lower 8 digits are stored in the corresponding BDnCNT register. See **Section 17.4.2 "BD Byte Count"** for more information.

OUT Packet	BDnSTAT	Settings	Device Response after Receiving Packet				
from Host	DTSEN	DTS	Handshake	UOWN	TRNIF	BDnSTAT and USTAT Status	
DATA0	1	0	ACK	0	1	Updated	
DATA1	1	0	ACK	1	0	Not Updated	
DATA0	1	1	ACK	0	1	Updated	
DATA1	1	1	ACK	1	0	Not Updated	
Either	0	x	ACK	0	1	Updated	
Either, with error	x	х	NAK	1	0	Not Updated	

# TABLE 17-3: EFFECT OF DTSEN BIT ON ODD/EVEN (DATA0/DATA1) PACKET RECEPTION

**Legend:** x = don't care

# REGISTER 17-5: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER (BD0STAT THROUGH BD63STAT), CPU MODE (DATA IS WRITTEN TO THE SIDE)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
UOWN ⁽¹⁾	DTS ⁽²⁾	KEN	INCDIS	DTSEN	BSTALL	BC9	BC8
bit 7							bit 0

Legend:								
R = Readal	ble bit W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value a	at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	<b>UOWN:</b> USB Own bit ⁽¹⁾							
	0 = The microcontroller core owns	the BD and its corresponding b	uffer					
oit 6	<b>DTS:</b> Data Toggle Synchronization							
ЛО	1 = Data 1 packet							
	0 = Data 0 packet							
bit 5	KEN: BD Keep Enable bit							
	1 = USB will keep the BD indefinitely once UOWN is set (required for SPP endpoint configuration)							
	0 = USB will hand back the BD one	ce a token has been processed						
oit 4	INCDIS: Address Increment Disable bit							
	1 = Address increment disabled (re	equired for SPP endpoint config	uration)					
	0 = Address increment enabled							
oit 3	<b>DTSEN:</b> Data Toggle Synchronizati							
	1 = Data toggle synchronization is							
	except for a SETUP transactio 0 = No data toggle synchronization	n, which is accepted even if the	data toggle bits do not match					
oit 2	<b>BSTALL:</b> Buffer Stall Enable bit	ns performed						
JILZ								
		1 = Buffer stall enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged)						
	0 = Buffer stall disabled		/					
bit 1-0	BC9:BC8: Byte Count 9 and 8 bits							
	The byte count bits represent the n	umber of bytes that will be trans	mitted for an IN token or receive					
	during an OUT token. Together with	BC<7:0>, the valid byte counts	are 0-1023.					
Note 1:	This bit must be initialized by the user to	the desired value prior to enable	ling the USB module					

2: This bit is ignored unless DTSEN = 1.

# 17.4.1.3 BDnSTAT Register (SIE Mode)

When the BD and its buffer are owned by the SIE, most of the bits in BDnSTAT take on a different meaning. The configuration is shown in Register 17-6. Once UOWN is set, any data or control settings previously written there by the user will be overwritten with data from the SIE.

The BDnSTAT register is updated by the SIE with the token Packet Identifier (PID) which is stored in BDnSTAT<5:3>. The transfer count in the corresponding BDnCNT register is updated. Values that overflow the 8-bit register carry over to the two most significant digits of the count, stored in BDnSTAT<1:0>.

### 17.4.2 BD BYTE COUNT

The byte count represents the total number of bytes that will be transmitted during an IN transfer. After an IN transfer, the SIE will return the number of bytes sent to the host.

For an OUT transfer, the byte count represents the maximum number of bytes that can be received and stored in USB RAM. After an OUT transfer, the SIE will return the actual number of bytes received. If the number of bytes received exceeds the corresponding byte count, the data packet will be rejected and a NAK handshake will be generated. When this happens, the byte count will not be updated.

The 10-bit byte count is distributed over two registers. The lower 8 bits of the count reside in the BDnCNT register. The upper two bits reside in BDnSTAT<1:0>. This represents a valid byte range of 0 to 1023.

### 17.4.3 BD ADDRESS VALIDATION

The BD Address register pair contains the starting RAM address location for the corresponding endpoint buffer. For an endpoint starting location to be valid, it must fall in the range of the USB RAM, 400h to 7FFh. No mechanism is available in hardware to validate the BD address.

If the value of the BD address does not point to an address in the USB RAM, or if it points to an address within another endpoint's buffer, data is likely to be lost or overwritten. Similarly, overlapping a receive buffer (OUT endpoint) with a BD location in use can yield unexpected results. When developing USB applications, the user may want to consider the inclusion of software-based address validation in their code.

### REGISTER 17-6: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER (BD0STAT THROUGH BD63STAT), SIE MODE (DATA RETURNED BY THE SIDE TO THE MICROCONTROLLER)

R/W-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
UOWN	—	PID3	PID2	PID1	PID0	BC9	BC8
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7 UOWN: USB Own bit

1 = The SIE owns the BD and its corresponding buffer

bit 6 **Reserved:** Not written by the SIE

bit 5-2 PID3:PID0: Packet Identifier bits

The received token PID value of the last transfer (IN, OUT or SETUP transactions only).

bit 1-0 BC9:BC8: Byte Count 9 and 8 bits

These bits are updated by the SIE to reflect the actual number of bytes received on an OUT transfer and the actual number of bytes transmitted on an IN transfer.

## 17.4.4 PING-PONG BUFFERING

An endpoint is defined to have a ping-pong buffer when it has two sets of BD entries: one set for an Even transfer and one set for an Odd transfer. This allows the CPU to process one BD while the SIE is processing the other BD. Double-buffering BDs in this way allows for maximum throughput to/from the USB.

The USB module supports four modes of operation:

- No ping-pong support
- Ping-pong buffer support for OUT Endpoint 0 only
- · Ping-pong buffer support for all endpoints
- Ping-pong buffer support for all other Endpoints except Endpoint 0


The ping-pong buffer settings are configured using the PPB1:PPB0 bits in the UCFG register.

The USB module keeps track of the Ping-Pong Pointer individually for each endpoint. All pointers are initially reset to the Even BD when the module is enabled. After the completion of a transaction (UOWN cleared by the SIE), the pointer is toggled to the Odd BD. After the completion of the next transaction, the pointer is toggled back to the Even BD and so on.

The Even/Odd status of the last transaction is stored in the PPBI bit of the USTAT register. The user can reset all Ping-Pong Pointers to Even using the PPBRST bit.

Figure 17-7 shows the four different modes of operation and how USB RAM is filled with the BDs.

BDs have a fixed relationship to a particular endpoint, depending on the buffering configuration. The mapping of BDs to endpoints is detailed in Table 17-4. This relationship also means that gaps may occur in the BDT if endpoints are not enabled contiguously. This theoretically means that the BDs for disabled endpoints could be used as buffer space. In practice, users should avoid using such spaces in the BDT unless a method of validating BD addresses is implemented.



### FIGURE 17-7: BUFFER DESCRIPTOR TABLE MAPPING FOR BUFFERING MODES

# TABLE 17-4:ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT<br/>BUFFERING MODES

r											
	BDs Assigned to Endpoint										
Endpoint	Mode 0 (No Ping-Pong)		Mode 1 (Ping-Pong on EP0 OUT)		Moc (Ping-Pong		Mode 3 (Ping-Pong on all other EPs, except EP0)				
	Out	In	Out	In	Out	In	Out	In			
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1			
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)			
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)			
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)			
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)			
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)			
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)			
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)			
8	16	17	17	18	32 (E), 33 (O)	34 (E), 35 (O)	30 (E), 31 (O)	32 (E), 33 (O)			
9	18	19	19	20	36 (E), 37 (O)	38 (E), 39 (O)	34 (E), 35 (O)	36 (E), 37 (O)			
10	20	21	21	22	40 (E), 41 (O)	42 (E), 43 (O)	38 (E), 39 (O)	40 (E), 41 (O)			
11	22	23	23	24	44 (E), 45 (O)	46 (E), 47 (O)	42 (E), 43 (O)	44 (E), 45 (O)			
12	24	25	25	26	48 (E), 49 (O)	50 (E), 51 (O)	46 (E), 47 (O)	48 (E), 49 (O)			
13	26	27	27	28	52 (E), 53 (O)	54 (E), 55 (O)	50 (E), 51 (O)	52 (E), 53 (O)			
14	28	29	29	30	56 (E), 57 (O)	58 (E), 59 (O)	54 (E), 55 (O)	56 (E), 57 (O)			
15	30	31	31	32	60 (E), 61 (O)	62 (E), 63 (O)	58 (E), 59 (O)	60 (E), 61 (O)			

Legend: (E) = Even transaction buffer, (O) = Odd transaction buffer

### TABLE 17-5: SUMMARY OF USB BUFFER DESCRIPTOR TABLE REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BDnSTAT ⁽¹⁾	UOWN	DTS ⁽⁴⁾	PID3 ⁽²⁾ KEN ⁽³⁾	PID2 ⁽²⁾ INCDIS ⁽³⁾	PID1 ⁽²⁾ DTSEN ⁽³⁾	PID0 ⁽²⁾ BSTALL ⁽³⁾	BC9	BC8
BDnCNT ⁽¹⁾	Byte Count							
BDnADRL ⁽¹⁾	Buffer Address Low							
BDnADRH ⁽¹⁾	Buffer Address High							

**Note 1:** For buffer descriptor registers, n may have a value of 0 to 63. For the sake of brevity, all 64 registers are shown as one generic prototype. All registers have indeterminate Reset values (xxxx xxxx).

2: Bits 5 through 2 of the BDnSTAT register are used by the SIE to return PID3:PID0 values once the register is turned over to the SIE (UOWN bit is set). Once the registers have been under SIE control, the values written for KEN, INCDIS, DTSEN and BSTALL are no longer valid.


**3:** Prior to turning the buffer descriptor over to the SIE (UOWN bit is cleared), bits 5 through 2 of the BDnSTAT register are used to configure the KEN, INCDIS, DTSEN and BSTALL settings.

**4:** This bit is ignored unless DTSEN = 1.


# 17.5 USB Interrupts

The USB module can generate multiple interrupt conditions. To accommodate all of these interrupt sources, the module is provided with its own interrupt logic structure, similar to that of the microcontroller. USB interrupts are enabled with one set of control registers and trapped with a separate set of flag registers. All sources are funneled into a single USB interrupt request, USBIF (PIR2<5>), in the microcontroller's interrupt logic. Figure 17-8 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the UIE and UIR registers, respectively. The second level consists of USB error conditions, which are enabled and flagged in the UEIR and UEIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

Interrupts may be used to trap routine events in a USB transaction. Figure 17-9 shows some common events within a USB frame and their corresponding interrupts.



### FIGURE 17-9: EXAMPLE OF A USB TRANSACTION AND INTERRUPT EVENTS



### 17.5.1 USB INTERRUPT STATUS REGISTER (UIR)

The USB Interrupt Status register (Register 17-7) contains the flag bits for each of the USB status interrupt sources. Each of these sources has a corresponding interrupt enable bit in the UIE register. All of the USB status flags are ORed together to generate the USBIF interrupt flag for the microcontroller's interrupt funnel. Once an interrupt bit has been set by the SIE, it must be cleared by software by writing a '0'. The flag bits can also be set in software which can aid in firmware debugging.

# REGISTER 17-7: UIR: USB INTERRUPT STATUS REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0
_	SOFIF	STALLIF	IDLEIF ⁽¹⁾	TRNIF ⁽²⁾	ACTVIF ⁽³⁾	UERRIF ⁽⁴⁾	URSTIF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	SOFIF: START-OF-FRAME Token Interrupt bit
	<ul> <li>1 = A START-OF-FRAME token received by the SIE</li> <li>0 = No START-OF-FRAME token received by the SIE</li> </ul>
bit 5	STALLIF: A STALL Handshake Interrupt bit
	<ul> <li>1 = A STALL handshake was sent by the SIE</li> <li>0 = A STALL handshake has not been sent</li> </ul>
bit 4	IDLEIF: Idle Detect Interrupt bit ⁽¹⁾
	<ul> <li>1 = Idle condition detected (constant Idle state of 3 ms or more)</li> <li>0 = No Idle condition detected</li> </ul>
bit 3	TRNIF: Transaction Complete Interrupt bit ⁽²⁾
	<ul> <li>1 = Processing of pending transaction is complete; read USTAT register for endpoint information</li> <li>0 = Processing of pending transaction is not complete or no transaction is pending</li> </ul>
bit 2	ACTVIF: Bus Activity Detect Interrupt bit ⁽³⁾
	<ul> <li>1 = Activity on the D+/D- lines was detected</li> <li>0 = No activity detected on the D+/D- lines</li> </ul>
bit 1	UERRIF: USB Error Condition Interrupt bit ⁽⁴⁾
	1 = An unmasked error condition has occurred
	0 = No unmasked error condition has occurred.
bit 0	URSTIF: USB Reset Interrupt bit
	<ul> <li>1 = Valid USB Reset occurred; 00h is loaded into UADDR register</li> <li>0 = No USB Reset has occurred</li> </ul>

- **Note 1:** Once an Idle state is detected, the user may want to place the USB module in Suspend mode.
  - 2: Clearing this bit will cause the USTAT FIFO to advance (valid only for IN, OUT and SETUP tokens).
  - 3: This bit is typically unmasked only following the detection of a UIDLE interrupt event.
  - 4: Only error conditions enabled through the UEIE register will set this bit. This bit is a status bit only and cannot be set or cleared by the user.

# 17.5.1.1 Bus Activity Detect Interrupt Bit (ACTVIF)

The ACTVIF bit cannot be cleared immediately after the USB module wakes up from Suspend or while the USB module is suspended. A few clock cycles are required to synchronize the internal hardware state machine before the ACTVIF bit can be cleared by firmware. Clearing the ACTVIF bit before the internal hardware is synchronized may not have an effect on the value of ACTVIF. Additionally, if the USB module uses the clock from the 96 MHz PLL source, then after clearing the SUSPND bit, the USB module may not be immediately operational while waiting for the 96 MHz PLL to lock. The application code should clear the ACTVIF flag as shown in Example 17-1.

## EXAMPLE 17-1: CLEARING ACTVIF BIT (UIR<2>)

Assembly: BCF UCON, SUSPND LOOP: BTFSS UIR, ACTVIF BRA DONE BCF UIR, ACTVIF BRA LOOP DONE: C: UCONbits.SUSPND = 0;while (UIRbits.ACTVIF) { UIRbits.ACTVIF = 0; }

#### 17.5.2 USB INTERRUPT ENABLE REGISTER (UIE)

The USB Interrupt Enable register (Register 17-8) contains the enable bits for the USB status interrupt sources. Setting any of these bits will enable the respective interrupt source in the UIR register.

The values in this register only affect the propagation of an interrupt condition to the microcontroller's interrupt logic. The flag bits are still set by their interrupt conditions, allowing them to be polled and serviced without actually generating an interrupt.

#### REGISTER 17-8: UIE: USB INTERRUPT ENABLE REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SOFIE	STALLIE	IDLEIE	TRNIE	ACTVIE	UERRIE	URSTIE
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	Unimplemented: Read as '0'
bit 6	SOFIE: START-OF-FRAME Token Interrupt Enable bit
	<ul> <li>1 = START-OF-FRAME token interrupt enabled</li> <li>0 = START-OF-FRAME token interrupt disabled</li> </ul>
bit 5	<b>STALLIE:</b> STALL Handshake Interrupt Enable bit
DIL D	1 = STALL interrupt enabled
	0 = STALL interrupt disabled
bit 4	IDLEIE: Idle Detect Interrupt Enable bit
	1 = Idle detect interrupt enabled
	0 = Idle detect interrupt disabled
bit 3	TRNIE: Transaction Complete Interrupt Enable bit
	1 = Transaction interrupt enabled
	0 = Transaction interrupt disabled
bit 2	ACTVIE: Bus Activity Detect Interrupt Enable bit
	1 = Bus activity detect interrupt enabled
	0 = Bus activity detect interrupt disabled
bit 1	UERRIE: USB Error Interrupt Enable bit
	1 = USB error interrupt enabled
	0 = USB error interrupt disabled
bit 0	URSTIE: USB Reset Interrupt Enable bit
	1 = USB Reset interrupt enabled
	0 = USB Reset interrupt disabled

## 17.5.3 USB ERROR INTERRUPT STATUS REGISTER (UEIR)

The USB Error Interrupt Status register (Register 17-9) contains the flag bits for each of the error sources within the USB peripheral. Each of these sources is controlled by a corresponding interrupt enable bit in the UEIE register. All of the USB error flags are ORed together to generate the USB Error Interrupt Flag (UERRIF) at the top level of the interrupt logic.

Each error bit is set as soon as the error condition is detected. Thus, the interrupt will typically not correspond with the end of a token being processed.

Once an interrupt bit has been set by the SIE, it must be cleared by software by writing a '0'.

## REGISTER 17-9: UEIR: USB ERROR INTERRUPT STATUS REGISTER

R/C-0	U-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
BTSEF	—	—	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
bit 7							bit 0

Legend:									
R = Readable bit C		C = Clearable bit	U = Unimplemented bit,	, read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	BTSEF:	Bit Stuff Error Flag bit							
		t stuff error has been detecte bit stuff error	d						
bit 6-5	Unimple	mented: Read as '0'							
bit 4	BTOEF:	BTOEF: Bus Turnaround Time-out Error Flag bit							
		turnaround time-out has occu ous turnaround time-out	urred (more than 16 bit times o	of Idle from previous EOP elapsed					
bit 3	DFN8EF	: Data Field Size Error Flag b	bit						
		data field was not an integral data field was an integral nu	•						
bit 2	CRC16E	F: CRC16 Failure Flag bit							
		CRC16 failed CRC16 passed							
bit 1	CRC5EF	CRC5 Host Error Flag bit							
		token packet was rejected du token packet was accepted	ue to a CRC5 error						
bit 0		PID Check Failure Flag bit							

- 1 = PID check failed
- 0 = PID check passed

#### 17.5.4 USB ERROR INTERRUPT ENABLE REGISTER (UEIE)

The USB Error Interrupt Enable register (Register 17-10) contains the enable bits for each of the USB error interrupt sources. Setting any of these bits will enable the respective error interrupt source in the UEIR register to propagate into the UERR bit at the top level of the interrupt logic.

As with the UIE register, the enable bits only affect the propagation of an interrupt condition to the microcontroller's interrupt logic. The flag bits are still set by their interrupt conditions, allowing them to be polled and serviced without actually generating an interrupt.

## REGISTER 17-10: UEIE: USB ERROR INTERRUPT ENABLE REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTSEE	—	_	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	<b>BTSEE:</b> Bit Stuff Error Interrupt Enable bit 1 = Bit stuff error interrupt enabled 0 = Bit stuff error interrupt disabled
bit 6-5	Unimplemented: Read as '0'
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
	<ul> <li>1 = Bus turnaround time-out error interrupt enabled</li> <li>0 = Bus turnaround time-out error interrupt disabled</li> </ul>
bit 3	DFN8EE: Data Field Size Error Interrupt Enable bit
	<ul> <li>1 = Data field size error interrupt enabled</li> <li>0 = Data field size error interrupt disabled</li> </ul>
bit 2	CRC16EE: CRC16 Failure Interrupt Enable bit
	<ul> <li>1 = CRC16 failure interrupt enabled</li> <li>0 = CRC16 failure interrupt disabled</li> </ul>
bit 1	CRC5EE: CRC5 Host Error Interrupt Enable bit
	<ul> <li>1 = CRC5 host error interrupt enabled</li> <li>0 = CRC5 host error interrupt disabled</li> </ul>
bit 0	PIDEE: PID Check Failure Interrupt Enable bit
	<ul><li>1 = PID check failure interrupt enabled</li><li>0 = PID check failure interrupt disabled</li></ul>


## 17.6 USB Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are Bus Power Only, Self-Power Only and Dual Power with Self-Power Dominance. The most common cases are presented here.

#### 17.6.1 BUS POWER ONLY

In Bus Power Only mode, all power for the application is drawn from the USB (Figure 17-10). This is effectively the simplest power method for the device.


FIGURE 17-10: BUS POWER ONLY



### 17.6.2 SELF-POWER ONLY

In Self-Power Only mode, the USB application provides its own power, with very little power being pulled from the USB. Figure 17-11 shows an example. Note that an attach indication is added to indicate when the USB has been connected.






#### 17.6.3 DUAL POWER WITH SELF-POWER DOMINANCE

Some applications may require a dual power option. This allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Figure 17-12 shows a simple Dual Power with Self-Power Dominance example, which automatically switches between Self-Power Only and USB Bus Power Only modes.

#### FIGURE 17-12: DUAL POWER EXAMPLE



Note: Users should keep in mind the limits for devices drawing power from the USB. According to USB Specification 2.0, this cannot exceed 100 mA per low-power device or 500 mA per high-power device.

## 17.7 Streaming Parallel Port

The Streaming Parallel Port (SPP) is an alternate route option for data besides USB RAM. Using the SPP, an endpoint can be configured to send data to or receive data directly from external hardware.

This methodology presents design possibilities where the microcontroller acts as a data manager, allowing the SPP to pass large blocks of data without the microcontroller actually processing it. An application example might include a data acquisition system, where data is streamed from an external FIFO through USB to the host computer. In this case, endpoint control is managed by the microcontroller and raw data movement is processed externally.

The SPP is enabled as a USB endpoint port through the associated endpoint buffer descriptor. The endpoint must be enabled as follows:

- 1. Set BDnADRL:BDnADRH to point to FFFFh.
- 2. Set the KEN bit (BDnSTAT<5>) to let SIE keep control of the buffer.
- 3. Set the INCDIS bit (BDnSTAT<4>) to disable automatic address increment.

Refer to **Section 18.0 "Streaming Parallel Port"** for more information about the SPP.

- Note 1: If an endpoint is configured to use the SPP, the SPP module must also be configured to use the USB module. Otherwise, unexpected operation may occur.
  - In addition, if an endpoint is configured to use the SPP, the data transfer type of that endpoint must be isochronous only.

## 17.8 Oscillator

The USB module has specific clock requirements. For full-speed operation, the clock source must be 48 MHz. Even so, the microcontroller core and other peripherals are not required to run at that clock speed or even from the same clock source. Available clocking options are described in detail in **Section 2.3 "Oscillator Settings for USB"**.

# 17.9 USB Firmware and Drivers

Microchip provides a number of application specific resources, such as USB firmware and driver support. Refer to www.microchip.com for the latest firmware and driver support.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Details on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	51
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54
UCON	—	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND	—	55
UCFG	UTEYE	UOEMON	_	UPUEN	UTRDIS	FSEN	PPB1	PPB0	55
USTAT	_	ENDP3	ENDP2	ENDP1	ENDP0	DIR	PPBI	—	55
UADDR	—	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	55
UFRML	FRM7	FRM6	FRM5	FRM4	FRM3	FRM2	FRM1	FRM0	55
UFRMH	_	—	_	_	_	FRM10	FRM9	FRM8	55
UIR	—	SOFIF	STALLIF	IDLEIF	TRNIF	ACTVIF	UERRIF	URSTIF	55
UIE	_	SOFIE	STALLIE	IDLEIE	TRNIE	ACTVIE	UERRIE	URSTIE	55
UEIR	BTSEF	_	_	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	55
UEIE	BTSEE	_	_	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE	55
UEP0	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP1	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP2	—	_	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP3	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP4	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP5	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP6	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP7	—	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP8	—	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP9	—	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP10	—	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP11	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP12	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP13	_	—	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP14	_	—	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55
UEP15	—	—	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	55

<b>TABLE 17-6:</b>	<b>REGISTERS ASSOCIATED WITH USB MODULE OPERATION</b> ⁽¹⁾
IADLE 17-0:	REGISTERS ASSOCIATED WITH USB MODULE OPERATION "

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the USB module.

**Note 1:** This table includes only those hardware mapped SFRs located in Bank 15 of the data memory space. The Buffer Descriptor registers, which are mapped into Bank 4 and are not true SFRs, are listed separately in Table 17-5.

## 17.10 Overview of USB

This section presents some of the basic USB concepts and useful information necessary to design a USB device. Although much information is provided in this section, there is a plethora of information provided within the USB specifications and class specifications. Thus, the reader is encouraged to refer to the USB specifications for more information (www.usb.org). If you are very familiar with the details of USB, then this section serves as a basic, high-level refresher of USB.

#### 17.10.1 LAYERED FRAMEWORK

USB device functionality is structured into a layered framework graphically shown in Figure 17-13. Each level is associated with a functional level within the device. The highest layer, other than the device, is the configuration. A device may have multiple configurations. For example, a particular device may have multiple power requirements based on Self-Power Only or Bus Power Only modes.

For each configuration, there may be multiple interfaces. Each interface could support a particular mode of that configuration.

Below the interface is the endpoint(s). Data is directly moved at this level. There can be as many as 16 bidirectional endpoints. Endpoint 0 is always a control endpoint and by default, when the device is on the bus, Endpoint 0 must be available to configure the device.

#### 17.10.2 FRAMES

Information communicated on the bus is grouped into 1 ms time slots, referred to as frames. Each frame can contain many transactions to various devices and endpoints. Figure 17-9 shows an example of a transaction within a frame.

### 17.10.3 TRANSFERS

There are four transfer types defined in the USB specification.

- **Isochronous:** This type provides a transfer method for large amounts of data (up to 1023 bytes) with timely delivery ensured; however, the data integrity is not ensured. This is good for streaming applications where small data loss is not critical, such as audio.
- **Bulk:** This type of transfer method allows for large amounts of data to be transferred with ensured data integrity; however, the delivery timeliness is not ensured.
- Interrupt: This type of transfer provides for ensured timely delivery for small blocks of data, plus data integrity is ensured.
- **Control:** This type provides for device setup control.

While full-speed devices support all transfer types, low-speed devices are limited to interrupt and control transfers only.

#### 17.10.4 POWER

Power is available from the Universal Serial Bus. The USB specification defines the bus power requirements. Devices may either be self-powered or bus powered. Self-powered devices draw power from an external source, while bus powered devices use power supplied from the bus.




FIGURE 17-13: USB LAYERS

The USB specification limits the power taken from the bus. Each device is ensured 100 mA at approximately 5V (one unit load). Additional power may be requested, up to a maximum of 500 mA. Note that power above one unit load is a request and the host or hub is not obligated to provide the extra current. Thus, a device capable of consuming more than one unit load must be able to maintain a low-power configuration of a one unit load or less, if necessary.

The USB specification also defines a Suspend mode. In this situation, current must be limited to  $500 \,\mu$ A, averaged over 1 second. A device must enter a Suspend state after 3 ms of inactivity (i.e., no SOF tokens for 3 ms). A device entering Suspend mode must drop current consumption within 10 ms after Suspend. Likewise, when signaling a wake-up, the device must signal a wake-up within 10 ms of drawing current above the Suspend limit.

#### 17.10.5 ENUMERATION

When the device is initially attached to the bus, the host enters an enumeration process in an attempt to identify the device. Essentially, the host interrogates the device, gathering information such as power consumption, data rates and sizes, protocol and other descriptive information; descriptors contain this information. A typical enumeration process would be as follows:

- 1. USB Reset: Reset the device. Thus, the device is not configured and does not have an address (address 0).
- 2. Get Device Descriptor: The host requests a small portion of the device descriptor.
- 3. USB Reset: Reset the device again.
- 4. Set Address: The host assigns an address to the device.
- 5. Get Device Descriptor: The host retrieves the device descriptor, gathering info such as manufacturer, type of device, maximum control packet size.
- 6. Get configuration descriptors.
- 7. Get any other descriptors.
- 8. Set a configuration.

The exact enumeration process depends on the host.

#### 17.10.6 DESCRIPTORS

There are eight different standard descriptor types of which five are most important for this device.

#### 17.10.6.1 Device Descriptor

The device descriptor provides general information, such as manufacturer, product number, serial number, the class of the device and the number of configurations. There is only one device descriptor.

## 17.10.6.2 Configuration Descriptor

The configuration descriptor provides information on the power requirements of the device and how many different interfaces are supported when in this configuration. There may be more than one configuration for a device (i.e., low-power and high-power configurations).

### 17.10.6.3 Interface Descriptor

The interface descriptor details the number of endpoints used in this interface, as well as the class of the interface. There may be more than one interface for a configuration.

#### 17.10.6.4 Endpoint Descriptor

The endpoint descriptor identifies the transfer type (Section 17.10.3 "Transfers") and direction, as well as some other specifics for the endpoint. There may be many endpoints in a device and endpoints may be shared in different configurations.

#### 17.10.6.5 String Descriptor

Many of the previous descriptors reference one or more string descriptors. String descriptors provide human readable information about the layer (Section 17.10.1 "Layered Framework") they describe. Often these strings show up in the host to help the user identify the device. String descriptors are generally optional to save memory and are encoded in a unicode format.

#### 17.10.7 BUS SPEED

Each USB device must indicate its bus presence and speed to the host. This is accomplished through a 1.5 k $\Omega$  resistor which is connected to the bus at the time of the attachment event.

Depending on the speed of the device, the resistor either pulls up the D+ or D- line to 3.3V. For a low-speed device, the pull-up resistor is connected to the D- line. For a full-speed device, the pull-up resistor is connected to the D+ line.

# 17.10.8 CLASS SPECIFICATIONS AND DRIVERS


USB specifications include class specifications which operating system vendors optionally support. Examples of classes include Audio, Mass Storage, Communications and Human Interface (HID). In most cases, a driver is required at the host side to 'talk' to the USB device. In custom applications, a driver may need to be developed. Fortunately, drivers are available for most common host systems for the most common classes of devices. Thus, these drivers can be reused.

# 18.0 STREAMING PARALLEL PORT

Note:	The Streaming		Parallel	Port	is	only			
	available on 40/44-pin devices.								

PIC18F4455/4550 USB devices provide a Streaming Parallel Port as a high-speed interface for moving data to and from an external system. This parallel port operates as a master port, complete with chip select and clock outputs to control the movement of data to slave devices. Data can be channelled either directly to the USB SIE or to the microprocessor core. Figure 18-1 shows a block view of the SPP data path.





In addition, the SPP can provide time multiplexed addressing information along with the data by using the second strobe output. Thus, the USB endpoint number can be written in conjunction with the data for that endpoint.

## 18.1 SPP Configuration

The operation of the SPP is controlled by two registers: SPPCON and SPPCFG. The SPPCON register (Register 18-1) controls the overall operation of the parallel port and determines if it operates under USB or microcontroller control. The SPPCFG register (Register 18-2) controls timing configuration and pin outputs.

### 18.1.1 ENABLING THE SPP

To enable the SPP, set the SPPEN bit (SPPCON<0>). In addition, the TRIS bits for the corresponding SPP pins must be properly configured. At a minimum:

- Bits TRISD<7:0> must be set (= 1)
- Bits TRISE<2:1> must be cleared (= 0)
- If CK1SPP is to be used:
- Bit TRISE<0> must be cleared (= 0)
- If CSPP is to be used:
- Bit TRISB<4> must be cleared (= 0)

### REGISTER 18-1: SPPCON: SPP CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	_		—	—	SPPOWN	SPPEN
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	table bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-2	Unimplemented: Read as '0'
bit 1	SPPOWN: SPP Ownership bit
	<ul><li>1 = USB peripheral controls the SPP</li><li>0 = Microcontroller directly controls the SPP</li></ul>
bit 0	SPPEN: SPP Enable bit
	1 = SPP is enabled
	0 = SPP is disabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CLKCFG1	CLKCFG0	CSEN	CLK1EN	WS3	WS2	WS1	WS0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
1.1.7.0							
bit 7-6		LKCFG0: SPP	•		oddroool		
		oggles on read					
		oggles on write		•			
	00 = CLK1 to	oggles only on	endpoint addr	ess write; CLk	K2 toggles on data	ata read or write	е
bit 5	CSEN: SPP (	Chip Select Pir	Enable bit				
		•		lule and function	ons as SPP CS	output	
		tions as a digi	•				
bit 4	CLK1EN: SP	P CLK1 Pin Er	nable bit				
		s controlled by tions as a digit		lule and function	ons as SPP CLI	<1 output	
bit 3-0	<b>WS3:WS0:</b> S	PP Wait States	s bits				
	1111 = 30 ad	ditional wait st	ates				
	1110 = 28 ad	ditional wait st	ates				
	•	•					
	0001 = 2 add	itional wait sta	tes				
		itional wait sta					

#### REGISTER 18-2: SPPCFG: SPP CONFIGURATION REGISTER

#### 18.1.2 CLOCKING DATA

The SPP has four control outputs:

- Two separate clock outputs (CK1SPP and CK2SPP)
- Output enable (OESPP)
- Chip select (CSSPP)

Together, they allow for several different configurations for controlling the flow of data to slave devices. When all control outputs are used, the three main options are:

- CLK1 clocks endpoint address information while CLK2 clocks data
- CLK1 clocks write operations while CLK2 clocks reads
- CLK1 clocks Odd address data while CLK2 clocks Even address data

Additional control options are derived by disabling the CK1SPP and CSSPP outputs. These are enabled or disabled with the CLK1EN and CSEN bits, respectively, located in Register 18-2.

#### 18.1.3 WAIT STATES


The SPP is designed with the capability of adding wait states to read and write operations. This allows access to parallel devices that require extra time for access.

Wait state clocking is based on the data source clock. If the SPP is configured to operate as a USB endpoint, then wait states are based on the USB clock. Likewise, if the SPP is configured to operate from the microcontroller, then wait states are based on the instruction rate (Fosc/4).


The WS3:WS0 bits set the wait states used by the SPP, with a range of no wait states to 30 wait states, in multiples of two. The wait states are added symmetrically to all transactions, with one-half added following each of the two clock cycles normally required for the transaction. Figure 18-3 and Figure 18-4 show signalling examples with 4 wait states added to each transaction.


#### 18.1.4 SPP PULL-UPS

The SPP data lines (SPP<7:0>) are equipped with internal pull-ups for applications that may leave the port in a high-impedance condition. The pull-ups are enabled using the control bit, RDPU (PORTE<7>).









© 2007 Microchip Technology Inc.

## 18.2 Setup for USB Control

When the SPP is configured for USB operation, data can be clocked directly to and from the USB peripheral without intervention of the microcontroller; thus, no process time is required. Data is clocked into or out from the SPP with endpoint (address) information first, followed by one or more bytes of data, as shown in Figure 18-5. This is ideal for applications that require isochronous, large volume data movement.

The following steps are required to set up the SPP for USB control:

- 1. Configure the SPP as desired, including wait states and clocks.
- 2. Set the SPPOWN bit for USB ownership.
- 3. Set the buffer descriptor starting address (BDnADRL:BDnADRH) to FFFFh.
- 4. Set the KEN bit (BDnSTAT<5>) so the buffer descriptor is kept indefinitely by the SIE.
- 5. Set the INCDIS bit (BDnSTAT<4>) to disable automatic buffer address increment.
- 6. Set the SPPEN bit to enable the module.

**Note:** If a USB endpoint is configured to use the SPP, the data transfer type of that endpoint must be isochronous only.

### **18.3 Setup for Microcontroller Control**

The SPP can also act as a parallel port for the microcontroller. In this mode, the SPPEPS register (Register 18-3) provides status and address write control. Data is written to and read from the SPPDATA register. When the SPP is owned by the microcontroller, the SPP clock is driven by the instruction clock (Fosc/4).

The following steps are required to set up the SPP for microcontroller operation:

- 1. Configure the SPP as desired, including wait states and clocks.
- 2. Clear the SPPOWN bit.
- 3. Set SPPEN to enable the module.

#### 18.3.1 SPP INTERRUPTS

When owned by the microcontroller core, control can generate an interrupt to notify the application when each read and write operation is completed. The interrupt flag bit is SPPIF (PIR1<7>) and is enabled by the SPPIE bit (PIE1<7>). Like all other microcontroller level interrupts, it can be set to a low or high priority. This is done with the SPPIP bit (IPR1<7>).

#### 18.3.2 WRITING TO THE SPP


Once configured, writing to the SPP is performed by writing to the SPPEPS and SPPDATA registers. If the SPP is configured to clock out endpoint address information with the data, writing to the SPPEPS register initiates the address write cycle. Otherwise, the write is started by writing the data to the SPPDATA register. The SPPBUSY bit indicates the status of the address and the data write cycles.

The following is an example write sequence:

- 1. Write the 4-bit address to the SPPEPS register. The SPP automatically starts writing the address. If address write is not used, then skip to step 3.
- 2. Monitor the SPPBUSY bit to determine when the address has been sent. The duration depends on the wait states.
- 3. Write the data to the SPPDATA register. The SPP automatically starts writing the data.
- 4. Monitor the SPPBUSY bit to determine when the data has been sent. The duration depends on the wait states.
- 5. Go back to steps 1 or 3 to write a new address or data.

Note: The SPPBUSY bit should be polled to make certain that successive writes to the SPPEPS or SPPDATA registers do not overrun the wait time due to the wait state setting.

#### FIGURE 18-5: TRANSFER OF DATA BETWEEN USB SIE AND SPP



#### 18.3.3 READING FROM THE SPP

Reading from the SPP involves reading the SPPDATA register. Reading the register the first time initiates the read operation. When the read is finished, indicated by the SPPBUSY bit, the SPPDATA will be loaded with the current data.

The following is an example read sequence:

- 1. Write the 4-bit address to the SPPEPS register. The SPP automatically starts writing the address. If address write is not used then skip to step 3.
- 2. Monitor the SPPBUSY bit to determine when the address has been sent. The duration depends on the wait states.

- 3. Read the data from the SPPDATA register; the data from the previous read operation is returned. The SPP automatically starts the read cycle for the next read.
- 4. Monitor the SPPBUSY bit to determine when the data has been read. The duration depends on the wait states.
- 5. Go back to step 3 to read the current byte from the SPP and start the next read cycle.

#### REGISTER 18-3: SPPEPS: SPP ENDPOINT ADDRESS AND STATUS REGISTER

R-0	R-0	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
RDSPP	WRSPP	—	SPPBUSY	ADDR3	ADDR2	ADDR1	ADDR0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	<b>RDSPP:</b> SPP Read Status bit (Valid when SPPCON <sppown> = 1, USB) 1 = The last transaction was a read from the SPP 0 = The last transaction was not a read from the SPP</sppown>
bit 6	<ul> <li>WRSPP: SPP Write Status bit (Valid when SPPCON<sppown> = 1, USB)</sppown></li> <li>1 = The last transaction was a write to the SPP</li> <li>0 = The last transaction was not a write to the SPP</li> </ul>
bit 5	Unimplemented: Read as '0'
bit 4	SPPBUSY: SPP Handshaking Override bit
	<ul> <li>1 = The SPP is busy</li> <li>0 = The SPP is ready to accept another read or write request</li> </ul>
bit 3-0	ADDR3:ADDR0: SPP Endpoint Address bits
	1111 = Endpoint Address 15
	• •
	• •
	0001
	0000 = Endpoint Address 0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
SPPCON ⁽³⁾							SPPOWN	SPPEN	55
SPPCFG ⁽³⁾	CLKCFG1	CLKCFG0	CSEN	CLK1EN	WS3	WS2	WS1	WS0	55
SPPEPS ⁽³⁾	RDSPP	WRSPP	_	SPPBUSY	ADDR3	ADDR2	ADDR1	ADDR0	55
SPPDATA ⁽³⁾	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	55
PIR1	SPPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽³⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
PORTE	RDPU ⁽³⁾	—		—	RE3 ^(1,2)	RE2 ⁽³⁾	RE1 ⁽³⁾	RE0 ⁽³⁾	54

#### TABLE 18-1: REGISTERS ASSOCIATED WITH THE STREAMING PARALLEL PORT

Legend: — = unimplemented, read as '0'. Shaded cells are not used for the Streaming Parallel Port.

**Note 1:** Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).

3: These registers and/or bits are unimplemented on 28-pin devices.

# 19.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

## 19.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
  - Full Master mode
  - Slave mode (with general address call)

The  $\mathrm{I}^2\mathrm{C}$  interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

## 19.2 Control Registers

The MSSP module has three associated control registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual Configuration bits differ significantly depending on whether the MSSP module is operated in SPI or  $I^2C$  mode.

Additional details are provided under the individual sections.

## 19.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of the SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC7/RX/DT/SDO
- Serial Data In (SDI) RB0/AN12/INT0/FLT0/SDI/SDA
- Serial Clock (SCK) RB1/AN10/INT1/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RA5/AN4/SS/HLVDIN/C2OUT

Figure 19-1 shows the block diagram of the MSSP module when operating in SPI mode.

#### FIGURE 19-1: MSSP BLOCK DIAGRAM (SPI MODE)



#### 19.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

### REGISTER 19-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0					
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF					
bit 7		-					bit 0					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7	SMP: Samp	le bit										
	SPI Master I											
		ta sampled at er ta sampled at m										
	SPI Slave m	-		ouiput time								
		e cleared when	SPI is used i	in Slave mode.								
bit 6	CKE: SPI C	lock Select bit ⁽¹⁾										
		1 = Transmit occurs on transition from active to Idle clock state										
		t occurs on trans	sition from Id	le to active clock	k state							
bit 5	D/A: Data/A											
	Used in I ² C	mode only.										
bit 4	P: Stop bit											
		mode only. This	bit is cleared	d when the MSS	P module is di	sabled, SSPEN	is cleared.					
bit 3	S: Start bit											
1.11.0	Used in I ² C	,										
bit 2		Write Information	n bit									
L 14 A	Used in I ² C											
bit 1	UA: Update Used in I ² C											
bit 0		finode only. Full Status bit (Re	nonivo modo									
		complete, SSPI		oniy)								
	1 = Receive 0 = Receive											

### REGISTER 19-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV ⁽¹⁾	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7						·	bit (
Legend:							
R = Reada		W = Writable		-	nented bit, rea		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	1 = The SSP	cleared in soft	s written while	it mode only) it is still transm	nitting the prev	ious word	
bit 6	<u>SPI Slave mo</u> 1 = A new by flow, the	te is received v data in SSPSF , even if only tra	/hile the SSPE t is lost. Over	flow can only o	ccur in Slave r	previous data. I node. The user ust be cleared ir	must read the
bit 5	1 = Enables s		configures SC	Enable bit K, SDO, SDI a ese pins as I/O		al port pins ⁽²⁾	
bit 4	1 = Idle state	Polarity Select b for clock is a h for clock is a lo	igh level				
bit 3-0	0101 = SPI S 0100 = SPI S 0011 = SPI M 0010 = SPI M 0001 = SPI M	lave mode, clo	ck = SCK pin ck = SCK pin ock = TMR2 ( ock = Fosc/6 ock = Fosc/1	, <del>SS</del> pin contro output/2 ⁽³⁾ 4 ⁽³⁾ 6 ⁽³⁾	l disabled, SS	can be used as	I/O pin ⁽³⁾
Note 1:	In Master mode, th writing to the SSPE		s not set sinc	e each new rec	ception (and tra	ansmission) is ir	nitiated by

- 2: When enabled, these pins must be properly configured as input or output.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in  $I^2C^{TM}$  mode only.

## 19.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP module consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 19-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

#### EXAMPLE 19-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

#### 19.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<7> bit cleared
- SCK (Master mode) must have TRISB<1> bit cleared
- SCK (Slave mode) must have TRISB<1> bit set
- SS must have TRISA<5> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

### 19.3.4 TYPICAL CONNECTION

Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



#### FIGURE 19-2: SPI MASTER/SLAVE CONNECTION

#### 19.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 19-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 19-3, Figure 19-5 and Figure 19-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 48 MHz) of 2.00 Mbps.

Figure 19-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 19-3: SPI MODE WAVEFORM (MASTER MODE)

### 19.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep.

#### 19.3.7 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a


transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


- Note 1: When the SPI module is in Slave mode with SS pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.
  - 2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.


To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.







### FIGURE 19-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)



## FIGURE 19-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

#### 19.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

In most idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator) or the INTOSC source. See **Section 2.4 "Clock Sources and Oscillator Switching**" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode or one of the Idle modes when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

### 19.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 19.3.10 BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

#### TABLE 19-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TRISA	—	TRISA6 ⁽²⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	54
TRISC	TRISC7	TRISC6	—	—	—	TRISC2	TRISC1	TRISC0	54
SSPBUF	Synchrono	us Serial Po	rt Receive E	Buffer/Transi	mit Register				52
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	52
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	52

 TABLE 19-2:
 REGISTERS ASSOCIATED WITH SPI OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: These bits are unimplemented in 28-pin devices; always maintain these bits clear.

^{2:} RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled, all of the associated bits read '0'.

# 19.4 I²C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RB1/AN10/INT1/SCK/SCL
- Serial data (SDA) RB0/AN12/INT0/FLT0/SDI/SDA

The user must configure these pins as inputs by setting the associated TRIS bits.

#### FIGURE 19-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



## 19.4.1 REGISTERS

The MSSP module has six registers for  $\mathsf{I}^2\mathsf{C}$  operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in  $I^2C$  mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in  $I^2C$  Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

# REGISTER 19-3: SSPSTAT: MSSP STATUS REGISTER (I²C[™] MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
SMP	CKE	D/Ā	P ⁽¹⁾	S ⁽¹⁾	R/W ^(2,3)	UA	BF			
bit 7	ł	•		+			bit (			
Legend:										
R = Readab		W = Writable		-	emented bit, read					
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unkr	nown			
bit 7	SMP: Slew	Rate Control bit								
	In Master or Slave mode:									
	<ul> <li>1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)</li> <li>0 = Slew rate control enabled for High-Speed mode (400 kHz)</li> </ul>									
bit 6	CKE: SMBus Select bit									
	In Master or Slave mode:									
	1 = Enable SMBus specific inputs 0 = Disable SMBus specific inputs									
bit 5	D/A: Data/Address bit									
	In Master mode: Reserved.									
	In Slave mode:									
	<ul> <li>1 = Indicates that the last byte received or transmitted was data</li> <li>0 = Indicates that the last byte received or transmitted was address</li> </ul>									
bit 4	P: Stop bit ⁽¹⁾									
	<ul> <li>1 = Indicates that a Stop bit has been detected last</li> <li>0 = Stop bit was not detected last</li> </ul>									
bit 3	S: Start bit ⁽¹⁾									
	<ul> <li>1 = Indicates that a Start bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>									
bit 2	R/W: Read/Write Information bit ^(2,3)									
	In Slave mode:									
	1 = Read 0 = Write									
	0 = write In Master mode:									
	1 = Transmit is in progress									
		t is not in progre	ess							
bit 1	UA: Update Address bit (10-Bit Slave mode only)									
	<ul> <li>1 = Indicates that the user needs to update the address in the SSPADD register</li> <li>0 = Address does not need to be updated</li> </ul>									
bit 0	BF: Buffer Full Status bit									
	In Transmit mode:									
	1 = SSPBUF is full									
	0 = SSPBUF is empty In Receive mode:									
	$1 = \text{SSPBUF}$ is full (does not include the $\overline{\text{ACK}}$ and Stop bits)									
		is empty (doe								
	This bit is cleared on Reset and when SSPEN is cleared.									
					ess match. This	bit is only valid	from the			
a	ddress match to	the next Start I	oit, Stop bit or	not ACK bit.						

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
bit 7							bit			
Legend:	- I- 14		<b>F</b> .14	II II.		-l (O)				
R = Readable		W = Writable		-	mented bit, read					
-n = Value at	PUR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 7	WCOL: Write	e Collision Dete	ect bit							
	In Master Transmit mode:									
	1 = A write to the SSPBUF register was attempted while the I ² C conditions were not valid for									
	transmission to be started (must be cleared in software)									
	0 = No collision									
	In Slave Transmit mode: 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared software)									
	0 = No  collision									
	In Receive mode (Master or Slave modes):									
	This is a "dor	n't care" bit.								
bit 6	SSPOV: Receive Overflow Indicator bit									
	<u>In Receive mode:</u> 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared software)									
	0 = No overflow									
	<u>In Transmit mode:</u> This is a "don't care" bit in Transmit mode.									
bit 5	SSPEN: Master Synchronous Serial Port Enable bit									
2	1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins ⁽¹⁾ 0 = Disables serial port and configures these pins as I/O port pins ⁽¹⁾									
bit 4	CKP: SCK Release Control bit									
	<u>In Slave mode:</u> 1 = Release clock 0 = Holds clock low (clock stretch), used to ensure data setup time									
	In Master mode: Unused in this mode.									
bit 3-0	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits									
	$1111 = I^{2}C S$ $1110 = I^{2}C S$ $1011 = I^{2}C F$ $1000 = I^{2}C N$ $0111 = I^{2}C S$	Slave mode, 10	-bit address w bit address wit olled Master n lock = FOSC/(4 -bit address ⁽²⁾	ith Start and Si h Start and Sto node (slave Idl I * (SSPADD +	top bit interrupts op bit interrupts e) <b>(2)</b>					
					ioured as input					

# REGISTER 19-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)

- Note 1: When enabled, the SDA and SCL pins must be properly configured as input or output.
  - 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

# **REGISTER 19-5:** SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MASTER MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾
bit 7							bit 0

		W = Writable bit	U = Unimplemented bit, read as '0'						
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	GCEN: (	General Call Enable bit (Slav	e mode only)						
	Unused	Unused in Master mode.							
bit 6	ACKST	AT: Acknowledge Status bit (N	Master Transmit mode only)						
		1 = Acknowledge was not received from slave							
L:1 C		0 = Acknowledge was received from slave							
bit 5		ACKDT: Acknowledge Data bit (Master Receive mode only) ⁽¹⁾							
		1 = Not Acknowledge 0 = Acknowledge							
bit 4	ACKEN: Acknowledge Sequence Enable bit ⁽²⁾								
	1 = Initia	1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automaticall cleared by hardware.							
	0 = Ack	0 = Acknowledge sequence Idle							
bit 3	RCEN: Receive Enable bit (Master Receive mode only) ⁽²⁾								
	1 = Enal	1 = Enables Receive mode for $I^2C$							
	0 = Rece								
bit 2	PEN: Stop Condition Enable bit ⁽²⁾								
		ate Stop condition on SDA an condition Idle	d SCL pins. Automatically clea	ared by hardware.					
bit 1	RSEN: F	RSEN: Repeated Start Condition Enable bit ⁽²⁾							
		ate Repeated Start condition beated Start condition Idle	on SDA and SCL pins. Autom	natically cleared by hardware.					
bit 0	SEN: Sta	SEN: Start Condition Enable/Stretch Enable bit ⁽²⁾							
		ate Start condition on SDA an t condition Idle	d SCL pins. Automatically clea	ared by hardware.					

2: If the I²C module is active, these bits may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
GCEN	ACKSTAT	ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	SEN ⁽¹⁾		
bit 7							bit (		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 7	GCEN: General Call Enable bit (Slave mode only)								
		terrupt when a call address dis	•	ddress (0000h	) is received in	the SSPSR			
bit 6	ACKSTAT: Acknowledge Status bit								
	Unused in Slave mode.								
bit 5-2	ADMSK5:ADMSK2: Slave Address Mask Select bits								
	<ul> <li>1 = Masking of corresponding bits of SSPADD enabled</li> <li>0 = Masking of corresponding bits of SSPADD disabled</li> </ul>								
bit 1	ADMSK1: Slave Address Mask Select bit								
	In 7-Bit Address mode:								
	1 = Masking of SPADD<1> only enabled								
	0 = Masking of SPADD<1> only disabled								
	<u>In 10-Bit Address mode:</u> 1 = Masking of SSPADD<1:0> enabled								
	0 = Masking of SSPADD<1:0> disabled								
bit 0	SEN: Stretch Enable bit ⁽¹⁾								
	<ul> <li>1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)</li> <li>0 = Clock stretching is disabled</li> </ul>								
Note 1: If	the I ² C module i	s active. this bi	t may not be s	set (no spooling	a) and the SSP	BUF may not be	written (or		

# REGISTER 19-6: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] SLAVE MODE)

**Note 1:** If the I²C module is active, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

#### 19.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

#### 19.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The  $I^2C$  Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

#### 19.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set on address match).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

#### 19.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-bit mode and up to 63 addresses in 10-bit mode (see Example 19-2).

The  $l^2C$  Slave behaves the same way whether address masking is used or not. However, when address masking is used, the  $l^2C$  slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPBUF.

In 7-Bit Address mode, address mask bits ADMSK<5:1> (SSPCON2<5:1>) mask the corresponding address bits in the SSPADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

In 10-Bit Address mode, bits ADMSK<5:2> mask the corresponding address bits in the SSPADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SSPADD<n> = x). Also note that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPADD register bits, the address mask bits do not interact with those bits. They only affect the lower address bits.

Note 1: ADMSK1 masks the two Least Significant bits of the address.

2: The two Most Significant bits of the address are not affected by address masking.

## EXAMPLE 19-2: ADDRESS MASKING EXAMPLES

#### 7-bit addressing:

SSPADD<7:1> = A0h (1010000) (SSPADD<0> is assumed to be '0')

ADMSK<5:1> = 00111

Addresses Acknowledged : A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh

#### 10-bit addressing:

SSPADD<7:0> = A0h (10100000) (The two MSbs of the address are ignored in this example, since they are not affected by masking)

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh

#### 19.4.3.3 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. The Interrupt Flag bit, SSPIF, must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), RB1/AN10/ INT1/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON1<4>). See **Section 19.4.4 "Clock Stretching"** for more detail.


### 19.4.3.4 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB1/AN10/INT1/SCK/ SCL is held low regardless of SEN (see Section 19.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB1/AN10/INT1/SCK/SCL should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 19-10).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RB1/AN10/INT1/SCK/SCL must be enabled by setting bit CKP (SSPCON1<4>).


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.












# PIC18F2455/2550/4455/4550



## 19.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

### 19.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP bit being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 19-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

### 19.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

**Note:** If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

## 19.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 19-10).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.

### 19.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode


In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the highorder bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 19-13).

# 19.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2$ C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 19-14).






# PIC18F2455/2550/4455/4550



# PIC18F2455/2550/4455/4550



#### 19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable (GCEN) bit is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-17).





#### 19.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware if the TRIS bits are set.

Master mode operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options:


- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the  $I^2C$  port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (and MSSP interrupt, if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start

# FIGURE 19-18: MSSP BLOCK DIAGRAM (I²C[™] MASTER MODE)



## 19.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (seven bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1' Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 19.4.7** "**Baud Rate**" for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all eight bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all eight bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.


### 19.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower seven bits of the SSPADD register (Figure 19-19). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by  $\overline{ACK}$ ), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 19-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

## FIGURE 19-19: BAUD RATE GENERATOR BLOCK DIAGRAM



## TABLE 19-3: I²C[™] CLOCK RATE W/BRG


Fcy	Fcy * 2	BRG Value	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
10 MHz	20 MHz	1Fh	312.5 kHz
10 MHz	20 MHz	63h	100 kHz
4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Ch	308 kHz
4 MHz	8 MHz	27h	100 kHz
1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
1 MHz	2 MHz	09h	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

**Note 1:** The I²C[™] interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

## 19.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 19-20).





# 19.4.8 I²C MASTER MODE START CONDITION TIMING


To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

## 19.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower five bits of SSPCON2 is disabled until the Start condition is complete.



#### FIGURE 19-21: FIRST START BIT TIMING

## 19.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

## 19.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing of the lower five bits of SSPCON2 is disabled until the Repeated Start condition is complete.

## FIGURE 19-22: REPEATED START CONDITION WAVEFORM



## 19.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an  $\overline{ACK}$  bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 19-23).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 19.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all eight bits are shifted out.

## 19.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPBUF write. If SSPBUF is rewritten within 2 TcY, the WCOL bit is set and SSPBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL is clear after each write to SSPBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

### 19.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$  and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

## 19.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note:	The MSSP module must be in an Idle state
	before the RCEN bit is set or the RCEN bit
	will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

## 19.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


## 19.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF flag bit is already set from a previous reception.


#### 19.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

# PIC18F2455/2550/4455/4550



# PIC18F2455/2550/4455/4550



#### 19.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into an inactive state (Figure 19-25).

## 19.4.12.1 WCOL Status Flag


If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

## 19.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 19-26).


## 19.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).



## FIGURE 19-25: ACKNOWLEDGE SEQUENCE WAVEFORM

## FIGURE 19-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



#### 19.4.14 SLEEP OPERATION

While in Sleep mode, the  $I^2C$  module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 19.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 19.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 19.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $I^2C$  port to its Idle state (Figure 19-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $l^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF bit will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

#### FIGURE 19-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 19.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 19-28).
- b) SCL is sampled low before SDA is asserted low (Figure 19-29).

During a Start condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its inactive state (Figure 19-28).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to '0'. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 19-30). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to '0'. If the SCL pin is sampled as '0', during this time a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.




### FIGURE 19-28: BUS COLLISION DURING START CONDITION (SDA ONLY)





### FIGURE 19-30: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



# 19.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.


When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to '0'. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 19-31). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 19-32).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

## FIGURE 19-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



#### FIGURE 19-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




## 19.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to '0'. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 19-33). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 19-34).

## FIGURE 19-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 19-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
TRISC	TRISC7	TRISC6	_	_	—	TRISC2	TRISC1	TRISC0	54
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	54
SSPBUF	MSSP Rec	eive Buffer/T	ransmit Reg	jister					52
SSPADD		ress Registe d Rate Reloa			er mode.				52
TMR2	Timer2 Reg	gister							52
PR2	Timer2 Per	iod Register							52
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	52
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	52
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	52

## TABLE 19-4: REGISTERS ASSOCIATED WITH I²C[™] OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in  $I^2C^{TM}$  mode.

**Note 1:** These registers or bits are not implemented in 28-pin devices.

# 20.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a halfduplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full-duplex) with:
  - Auto-wake-up on Break signal
  - Auto-baud calibration
  - 12-bit Break character transmission
- Synchronous Master (half-duplex) with selectable clock polarity
- Synchronous Slave (half-duplex) with selectable clock polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT/SDO as an EUSART:

- bit SPEN (RCSTA<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)

Note:	The EUSART control will automatically
	reconfigure the pin from input to output as
	needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 20-1, Register 20-2 and Register 20-3, respectively.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0			
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle		x = Bit is unkr	nown			
L :	0000.01.5									
bit 7	Asynchrono	k Source Select	DIT							
	Don't care.	us mode.								
	Synchronou:									
		node (clock gen ode (clock from								
bit 6		ransmit Enable								
bit 0		9-bit transmissio								
		8-bit transmissio								
bit 5	TXEN: Trans	smit Enable bit ⁽	1)							
	1 = Transmit 0 = Transmit									
bit 4	SYNC: EUSART Mode Select bit									
	1 = Synchro									
	-	onous mode								
bit 3		nd Break Chara	cter bit							
	Asynchronou 1 = Send Sv	<u>us mode:</u> 'nc Break on ne	xt transmissio	n (cleared by h	ardware upon	completion)				
		eak transmissio			aramato apon	completion				
	<u>Synchronou</u>	<u>s mode:</u>								
	Don't care.									
bit 2		Baud Rate Sel	ect bit							
	Asynchronou 1 = High spe									
	0 = Low spe									
	<u>Synchronou</u>									
	Unused in th									
bit 1		smit Shift Regis	ter Status bit							
	1 = TSR em 0 = TSR full	pty								
bit 0		it of Transmit Da	ata							
		ess/data bit or a								
Note 1: SR		errides TXEN in								

### REGISTER 20-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

Note 1: SREN/CREN overrides TXEN in Sync mode with the exception that SREN has no effect in Synchronous Slave mode.

## REGISTER 20-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
bit 7							bit (				
Legend:											
R = Readable	o hit	W = Writable	hit	II – Unimplor	mented bit, read	1 22 (0)					
-n = Value at				-			2.211/2				
-n = value at	PUR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown				
bit 7		I Port Enable bi	-								
		ort enabled (con ort disabled (hel		T and TX/CK pi	ns as serial por	t pins)					
bit 6	<b>RX9:</b> 9-Bit R	eceive Enable I	oit								
		<ul><li>bit reception</li><li>bit reception</li></ul>									
bit 5	SREN: Singl	e Receive Enat	ole bit								
	Asynchronous mode: Don't care.										
	Synchronous mode – Master:										
	1 = Enables single receive										
	<ul> <li>Disables single receive</li> <li>This bit is cleared after reception is complete.</li> </ul>										
		s mode – Slave:	-								
bit 4	CREN: Continuous Receive Enable bit										
	Asynchronous mode:										
	1 = Enables receiver										
	0 = Disables receiver										
	Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)										
		continuous rece continuous rec		ole bit CREN is	cleared (CREN	I overrides SRI	=N)				
bit 3	ADDEN: Add	dress Detect En	able bit								
		<u>us mode 9-bit (F</u>									
		address detect address detec									
	<u>Asynchronou</u> Don't care.	<u>us mode 9-bit (F</u>	<u> </u>								
bit 2	FERR: Fram	ing Error bit									
	1 = Framing 0 = No frami	error (can be uj ng error	pdated by rea	iding RCREG r	egister and rece	eiving next valio	d byte)				
bit 1	OERR: Over	run Error bit									
	1 = Overrun 0 = No overr	error (can be cl un error	eared by clea	ring bit CREN)							
bit 0	<b>RX9D:</b> 9th b	it of Received D	ata								
					calculated by us						

 $\ensuremath{\textcircled{}^{\odot}}$  2007 Microchip Technology Inc.

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN				
bit 7		- I					bit				
Legend:											
R = Readable	e bit	W = Writable	e bit	U = Unimple	mented bit, rea	ıd as '0'					
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cl		x = Bit is unk	nown				
bit 7	ABDOVF:	Auto-Baud Acqu	isition Rollove	r Status bit							
		G rollover has oc G rollover has o		Auto-Baud Ra	te Detect mode	(must be cleare	ed in software				
bit 6		ceive Operation									
DILO		e operation is Id									
		e operation is a									
bit 5	RXDTP: R	eceived Data Po	larity Select bi	t							
	Asynchron										
		a is inverted a received is not	inverted								
	<u>Synchrono</u>										
		cks are inverted cks are not inver	ted								
bit 4	TXCKP: CI	lock and Data Po	plarity Select b	it							
	Asynchronous mode:										
	1 = TX data is inverted 0 = TX data is not inverted										
	Synchronous modes:										
	1 = CK clocks are inverted										
	0 = CK closen	cks are not inver	ted								
bit 3		6-Bit Baud Rate	•								
		Baud Rate Gene aud Rate Genera				3RGH value ion	ored				
bit 2		ented: Read as		e) (eepa.		in the second second	0.00				
bit 1	-	e-up Enable bit	-								
	Asynchron	-									
		RT will continue	to sample the	RX pin - inte	rrupt generated	on falling edge	; bit cleared i				
		are on following									
	-	not monitored o	or rising edge o	detected							
	<u>Synchronous mode:</u> Unused in this mode.										
bit 0		uto-Baud Detect	Enable bit								
Sit o	Asynchron										
	1 = Enable	e baud rate mea			cter. Requires r	eception of a Sy	nc field (55h)				
		d in hardware up									
		rate measureme	nt disabled or	completed							
	Synchrono Unused in										
	Unused III										

## REGISTER 20-3: BAUDCON: BAUD RATE CONTROL REGISTER

## 20.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit, or 16-bit, generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 20-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 20-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 20-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 20-2. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

# 20.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

## 20.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 20-1: BAUD RATE FORMULAS

C	onfiguration B	lits	BRG/EUSART Mode	Baud Rate Formula			
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula			
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]			
0	0	1	8-bit/Asynchronous	$E_{0} = c/[16 (n + 1)]$			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]			
0	1	1	16-bit/Asynchronous				
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]			
1	1 x		16-bit/Synchronous				

**Legend:** x = Don't care, n = value of SPBRGH:SPBRG register pair

## EXAMPLE 20-1: CALCULATING BAUD RATE ERROR

l	For a device with FOSC	of	6 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
l	Desired Baud Rate	=	Fosc/(64 ([SPBRGH:SPBRG] + 1))
l	Solving for SPBRGH:S	SPBI	RG:
l	Х	=	((FOSC/Desired Baud Rate)/64) – 1
l		=	((1600000/9600)/64) – 1
l		=	[25.042] = 25
l	Calculated Baud Rate	=	16000000/(64 (25 + 1))
l		=	9615
l	Error	=	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
l		=	(9615 - 9600)/9600 = 0.16%
1			

### TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	53
SPBRGH	EUSART B		53						
SPBRG	EUSART B	aud Rate C	Generator R	egister Low	Byte				53

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

		<b>SYNC</b> = $0$ , <b>BRGH</b> = $0$ , <b>BRG16</b> = $0$													
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz					
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	_	_	_	_	_	_		_			_	_			
1.2	—	_	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103			
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51			
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12			
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_			
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_			
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_			

		SYNC = 0, BRGH = 0, BRG16 = 0												
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz					
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)					
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51					
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12					
2.4	2.404	0.16	25	2403	-0.16	12	—	_	—					
9.6	8.929	-6.99	6	—	_	_	—	_	—					
19.2	20.833	8.51	2	—	_	_	—	_	_					
57.6	62.500	8.51	0	—	_	_	—	_	_					
115.2	62.500	-45.75	0	—	_	_	—	—	_					

		SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	Fosc = 8.000 MHz				
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	—	_	_	_	_	_	_	_	_	_	_	_			
1.2	—	_	_	—	_	_	—	_	—	—	—	—			
2.4	—	_	_	—	_	_	2.441	1.73	255	2403	-0.16	207			
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51			
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25			
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8			
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_			

		SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz				
(K)	Actual Rate (K)	% Error	value		Actual % Rate Error (K)		Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	_		_	_	_	_	300	-0.16	207				
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51				
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25				
9.6	9.615	0.16	25	9615	-0.16	12	_	_	—				
19.2	19.231	0.16	12	_	_	—	_	_	—				
57.6	62.500	8.51	3	—	_	_	_	_	_				
115.2	125.000	8.51	1	_	_	_	_	_	_				

© 2007 Microchip Technology Inc.

					SYNC	= 0, BRGH	l = 0, BRG	<b>i16 =</b> 1					
BAUD	Fosc	= 40.000	) MHz	Fosc = 20.000 MHz			Fosc	= 10.000	) MHz	Fos	Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	—	_	

# TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz					
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)					
0.3	0.300	0.04	832	300	-0.16	415	300	-0.16	207					
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51					
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25					
9.6	9.615	0.16	25	9615	-0.16	12	—	_	_					
19.2	19.231	0.16	12	—	_	_	—	_	_					
57.6	62.500	8.51	3	—	_	_	_	_	_					
115.2	125.000	8.51	1	_	—	—	—	_	—					

				SYNC = 0	, BRGH =	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1			
BAUD RATE	Fosc	= 40.000	0 MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117647	-2.12	16

		SYN	IC = 0, BR(	GH = 1, BF	<b>RG16 =</b> 1	or SYNC =	= 1, BRG1	6 = 1	
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.01	3332	300	-0.04	1665	300	-0.04	832
1.2	1.200	0.04	832	1201	-0.16	415	1201	-0.16	207
2.4	2.404	0.16	415	2403	-0.16	207	2403	-0.16	103
9.6	9.615	0.16	103	9615	-0.16	51	9615	-0.16	25
19.2	19.231	0.16	51	19230	-0.16	25	19230	-0.16	12
57.6	58.824	2.12	16	55555	3.55	8	—	—	—
115.2	111.111	-3.55	8	—	_	—	_	_	_

## 20.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 20-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 20-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 20-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

#### TABLE 20-4: BRG COUNTER CLOCK RATES


BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

**Note:** During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of the BRG16 setting.

#### 20.1.3.1 ABD and EUSART Transmission


Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

# PIC18F2455/2550/4455/4550



## FIGURE 20-1: AUTOMATIC BAUD RATE CALCULATION

## FIGURE 20-2: BRG OVERFLOW SEQUENCE



# 20.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

The TXCKP (BAUDCON<4>) and RXDTP (BAUDCON<5>) bits allow the TX and RX signals to be inverted (polarity reversed). Devices that buffer signals between TTL and RS-232 levels also invert the signal. Setting the TXCKP and RXDTP bits allows for the use of circuits that provide buffering without inverting the signal.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Break signal
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection
- Pin State Polarity

#### 20.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.


The TXCKP bit (BAUDCON<4>) allows the TX signal to be inverted (polarity reversed). Devices that buffer signals from TTL to RS-232 levels also invert the signal (when TTL = 1, RS-232 = negative). Inverting the polarity of the TX pin data by setting the TXCKP bit allows for use of circuits that provide buffering without inverting the signal.

Note 1:	The TSR register is not mapped in data memory so it is not available to the user.	
2:	Flag bit TXIF is set when enable bit TXEN is set.	


To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If the signal from the TX pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are desired, set enable bit TXIE.
- 5. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 6. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

## FIGURE 20-3: EUSART TRANSMIT BLOCK DIAGRAM




## FIGURE 20-4: ASYNCHRONOUS TRANSMISSION, TXCKP = 0 (TX NOT INVERTED)



#### FIGURE 20-5:

#### ASYNCHRONOUS TRANSMISSION (BACK TO BACK), TXCKP = 0 (TX NOT INVERTED)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	51	
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54	
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54	
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53	
TXREG	EUSART T	ransmit Reg	ister						53	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53	
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	53	
SPBRGH	EUSART B	SART Baud Rate Generator Register High Byte								
SPBRG	EUSART B	aud Rate G	enerator Re	gister Low E	Byte				53	

### TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

## 20.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 20-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems.

The RXDTP bit (BAUDCON<5>) allows the RX signal to be inverted (polarity reversed). Devices that buffer signals from RS-232 to TTL levels also perform an inversion of the signal (when RS-232 = positive, TTL = 0). Inverting the polarity of the RX pin data by setting the RXDTP bit allows for the use of circuits that provide buffering without inverting the signal.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If the signal at the RX pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Enable the reception by setting bit CREN.
- 7. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing enable bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

# 20.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If the signal at the RX pin is to be inverted, set the RXDTP bit. If the signal from the TX pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 5. Set the RX9 bit to enable 9-bit reception.
- 6. Set the ADDEN bit to enable address detect.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 9. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 10. Read RCREG to determine if the device is being addressed.
- 11. If any error occurred, clear the CREN bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.







RX (pin)	Start bit bit 0 bit 1 5 bit 7/8/	Stop Start bit 0 5 / bit 7/8	Stop Start	7/8 Stop bit
Rcv Shift Reg Rcv Buffer Reg	55	Word 1 Word		
Read Rcv Buffer Reg RCREG	<u></u>	RCREG (	=g   S	
RCIF (Interrupt Flag)	<u> </u>	<u>_</u> <u></u>		/ 
OERR bit	<u> </u>		<u> </u>	
CREN	Ś	Ś	Ś	)

Note: This timing diagram shows three words appearing on the RX input. The RCREG (Receive Buffer) is read after the third word causing the OERR (Overrun) bit to be set.

TABLE 20-6: R	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION
---------------	--------------------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
RCREG	EUSART F	Receive Regis	ster						53
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	53
SPBRGH	EUSART Baud Rate Generator Register High Byte							53	
SPBRG	EUSART E	Baud Rate Ge	enerator Reg	gister Low E	Byte				53

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

#### 20.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-8) and asynchronously, if the device is in Sleep mode (Figure 20-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

# 20.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false End-of-

Character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


# 20.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.


The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

## FIGURE 20-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION



# FIGURE 20-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



## 20.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence.

#### 20.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### 20.2.6 RECEIVING A BREAK CHARACTER


The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 20.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.

#### FIGURE 20-10: SEND BREAK CHARACTER SEQUENCE



# 20.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA<7>), is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line.

Clock polarity (CK) is selected with the TXCKP bit (BAUDCON<4>). Setting TXCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. Data polarity (DT) is selected with the RXDTP bit (BAUDCON<5>). Setting RXDTP sets the Idle state on DT as high, while clearing the bit sets the Idle state as low. DT is sampled when CK returns to its idle state. This option is provided to support Microwire devices with this module.


#### 20.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF is set regardless of the state of enable bit TXIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.


While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit TXIE.
- 5. If 9-bit transmission is desired, set bit TX9.
- 6. Enable the transmission by setting bit TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



#### FIGURE 20-11: SYNCHRONOUS TRANSMISSION



#### SYNCHRONOUS TRANSMISSION (THROUGH TXEN) **FIGURE 20-12:**

TRMT bit

TXEN bit

	REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION
$IADLL 20^{-1}$	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
TXREG	EUSART T	ransmit Reg	ister						53
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	53
SPBRGH	EUSART Baud Rate Generator Register High Byte						53		
SPBRG	EUSART E	EUSART Baud Rate Generator Register Low Byte						53	

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

#### 20.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.

FIGURE 20-13:

- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 5. If interrupts are desired, set enable bit RCIE.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 9. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If any error occurred, clear the error by clearing bit CREN.
- 12. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Q2Q3Q4Q	21 Q2 Q3 Q4 Q1 Q2 Q3	Q4Q1Q2Q3Q	4Q1Q2Q3Q4	Q1 Q2 Q3 Q4	Q1Q2Q3Q4	Q1Q2Q3Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
RC7/RX/DT/SDO	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	· · · · · · · · · · · · · · · · · · ·
RC6/TX/CK pin (TXCKP = 0)	<u>_</u>	r <u>÷</u> r	; 						
RC6/TX/CK pin (TXCKP = 1)	<u>;</u>	Ļ.	; 						• • •
Write to bit SREN	1 		1 		1 1 1	1 1 1	1 1 1	1 	1 1 1
SREN bit		•				,	1		
CREN bit '0'	1	1	1	1		1	1	1	'0'
RCIF bit (Interrupt)	1   	, ,	1 1 1	1 1 1	1 1 1	1 1 1 •	, , ,		
Read RXREG	1	1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1		

SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

## TABLE 20-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
RCREG	EUSART R	eceive Regi	ster						53
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	53
SPBRGH	EUSART Baud Rate Generator Register High Byte						53		
SPBRG	EUSART B	EUSART Baud Rate Generator Register Low Byte						53	
Legend: -		mented, rea	d as 'o'. Sl	naded cells	are not us	ed for sync	hronous m	aster recep	tion.

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

# 20.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any power-managed mode.

## 20.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 5. If 9-bit transmission is desired, set bit TX9.
- 6. Enable the transmission by setting enable bit TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
TXREG	EUSART T	ransmit Regi	ster						53
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	53
SPBRGH	EUSART Baud Rate Generator Register High Byte							53	
SPBRG	EUSART B	aud Rate Ge	enerator Re	gister Low I	Byte				53

#### TABLE 20-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 20.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the chip from the lowpower mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. To enable reception, set enable bit CREN.
- Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- 7. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
RCREG	EUSART R	Receive Regi	ster						53
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	53
SPBRGH	EUSART Baud Rate Generator Register High Byte							53	
SPBRG	EUSART E	Baud Rate G	enerator Re	gister Low I	Byte				53

#### TABLE 20-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

# 21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-2	CHS3:CHS0: Analog Channel Select bits
	0000 = Channel 0 (AN0)
	0001 = Channel 1 (AN1)
	0010 = Channel 2 (AN2)
	0011 = Channel 3 (AN3)
	0100 = Channel 4 (AN4)
	$0101 = \text{Channel 5 (AN5)}^{(1,2)}$
	0110 = Channel 6 (AN6) ^(1,2)
	$0111 = \text{Channel 7 (AN7)}^{(1,2)}$
	1000 = Channel 8 (AN8) 1001 = Channel 9 (AN9)
	1010 = Channel 10 (AN10)
	1011 = Channel 11 (AN11)
	1100 = Channel 12 (AN12)
	1101 = Unimplemented ⁽²⁾
	1110 = Unimplemented ⁽²⁾
	1111 = Unimplemented ⁽²⁾
bit 1	GO/DONE: A/D Conversion Status bit
	When ADON = 1:
	1 = A/D conversion in progress
	o = A/D Idle
bit 0	ADON: A/D On bit
	1 = A/D converter module is enabled
	0 = A/D converter module is disabled
Note 1:	These channels are not implemented on 28-pin devices.
2:	Performing a conversion on unimplemented channels will return a floating input measurement.

© 2007 Microchip Technology Inc.

U-0	U-0		R/W-	0	R/W	-0	R/W	-0 ⁽¹⁾	R	/W <b>(1)</b>		R/W	[1]	R/	′W(1)
_	—		VCFG	<del>3</del> 0	VCF	G0	PCF	-G3	P	CFG2		PCFC	G1	PC	FG0
bit 7															bi
Legend:															
R = Reada	ble bit	N	/ = Writ	able bi	it		U = Ur	nimple	mente	d bit, re	ead as	s 'O'			
-n = Value	at POR	'1	' = Bit i	s set			'0' = B	it is cle	eared		X	= Bit is	s unkn	own	
bit 7-6	Unimplen	nenteo	d: Read	<b>d as</b> '0'											
bit 5	Unimplemented: Read as '0' VCFG0: Voltage Reference Configuration bit (VREF- source)														
	1 = VREF- 0 = VSS	-			J				,						
bit 4		/oltage	Refere	ence C	onfiaur	ation I	oit (VRF	F+ SOI	urce)						
		VCFG0: Voltage Reference Configuration bit (VREF+ source) 1 = VREF+ (AN3)													
	0 = VDD	· -	,												
bit 3-0	PCFG3:P	CFG0	: A/D P	ort Cor	nfigurat	tion Co	ontrol b	its:							
	PCFG3:	2	~	0			(2)	(2)	(2)						]
	PCFG3.	AN12	AN11	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO	
	0000 <b>(1)</b>	A	A	A	A	A	A	A	A	A	A	A	A	A	
	0001	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А	
	0010	A	A	A	A	A	A	A	A	A	A	A	A	A	
	0011	D	A	A	A	A	A	A	A	A	A	A	A	A	
	0100	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А	
	0101	D	D	D	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	
	0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	
	0111 <b>(1)</b>	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	1
	1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	
	1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	
	1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	
	1011	D	D	D	D	D	D	D	D	D	Α	А	Α	Α	1
		5	D	D	D	D	D	D	D	D	D	А	Α	А	
	1100	D							1			1			
	1100 1101	D	D	D	D	D	D	D	D	D	D	D	Α	Α	
					D D	D D	D D	D D	D D	D D	D D	D D	A D	A A	

## REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

**Note 1:** The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.

D = Digital I/O

2: AN5 through AN7 are available only on 40/44-pin devices.

A = Analog input

REGISTER 2	21-3: ADCO	N2: A/D COM	NTROL REG	ISTER 2			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	1 = Right justi 0 = Left justifi	ed					
bit 6	-	ted: Read as '					
bit 5-3	$111 = 20 \text{ TAD} \\ 110 = 16 \text{ TAD} \\ 101 = 12 \text{ TAD} \\ 100 = 8 \text{ TAD} \\ 011 = 6 \text{ TAD} \\ 010 = 4 \text{ TAD} \\ 001 = 2 \text{ TAD} \\ 000 = 0 \text{ TAD}^{(1)} $	)					
bit 2-0	111 = FRC (cl 110 = Fosc/6 101 = Fosc/1 100 = Fosc/4	6 lock derived fro	om A/D RC os	cillator) ⁽¹⁾			

# **Note 1:** If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

#### © 2007 Microchip Technology Inc.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS) or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF-/CVREF pins.


The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

FIGURE 21-1: A/D BLOCK DIAGRAM

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 21-1.



The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 21.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:


- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON2)
  - Select A/D conversion clock (ADCON2)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0 register)


5. Wait for A/D conversion to complete, by either:
Polling for the GO/DONE bit to be cleared

#### OR

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 3 TAD is required before the next acquisition starts.

#### FIGURE 21-2: A/D TRANSFER FUNCTION





## FIGURE 21-3: ANALOG INPUT MODEL

#### 21.1 **A/D Acquisition Requirements**

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 21-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	g capa	acitor is disco	nne	ected from	the
	input p	in.				

#### EC

TAMP + TC + TCOFF

=

EQUATIO	N 21-1:	ACQUISITION TIME	
TACQ =	Amplifier	Settling Time + Holding Capacitor	Charging Time + Temperature Coefficient

# EQUATION 21-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
	=	-(Chold)(Ric + Rss + Rs) ln(1/2048)

#### EQUATION 21-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ature c	oefficient is only required for temperatures $> 25^{\circ}$ C. Below $25^{\circ}$ C, TCOFF = 0 ms.
Тс	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2048) \mu s$ -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) $\ln(0.0004883) \mu s$ 1.05 $\mu s$
TACQ	=	$0.2 \ \mu s + 1.05 \ \mu s + 1.2 \ \mu s$ 2.45 \ \mu s

To calculate the minimum acquisition time, Equation 21-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 21-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$5V  ightarrow Rss$ = 2 k $\Omega$
Temperature	=	85°C (system max.)

# 21.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>) which provide a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

# 21.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD (see parameter 130 in Table 28-29 for more information).

Table 21-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock S	ource (TAD)	Maximum Device Frequency			
Operation	ADCS2:ADCS0	PIC18FXXXX	PIC18LFXXXX ⁽⁴⁾		
2 Tosc	000	2.86 MHz	1.43 MHz		
4 Tosc	100	5.71 MHz	2.86 MHz		
8 Tosc	001	11.43 MHz	5.72 MHz		
16 Tosc	101	22.86 MHz	11.43 MHz		
32 Tosc	010	45.71 MHz	22.86 MHz		
64 Tosc	110	48.0 MHz	45.71 MHz		
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾		

#### TABLE 21-1: TAD vs. DEVICE OPERATING FREQUENCIES

**Note 1:** The RC source has a typical TAD time of 4 ms.

**2:** The RC source has a typical TAD time of 6 ms.

- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power devices only.

# 21.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

# 21.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
  - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

# 21.6 A/D Conversions

Figure 21-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 21-5 shows the operation of the A/D converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.


# 21.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unity-gain amplifier as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measurement values.





# FIGURE 21-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



# 21.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR1	SPPIF ⁽⁴⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54	
PIE1	SPPIE ⁽⁴⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54	
IPR1	SPPIP ⁽⁴⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54	
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54	
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54	
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54	
ADRESH	A/D Result Register High Byte									
ADRESL	A/D Result	Register Lov	w Byte						52	
ADCON0		_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	52	
ADCON1	_		VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52	
ADCON2	ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	52	
PORTA	_	RA6 ⁽²⁾	RA5	RA4	RA3	RA2	RA1	RA0	54	
TRISA	_	TRISA6 ⁽²⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54	
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	54	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	54	
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	54	
PORTE	RDPU ⁽⁴⁾	—	—	—	RE3 ^(1,3)	RE2 ⁽⁴⁾	RE1 ⁽⁴⁾	RE0 ⁽⁴⁾	54	
TRISE ⁽⁴⁾	_			_	_	TRISE2	TRISE1	TRISE0	54	
LATE ⁽⁴⁾		_			_	LATE2	LATE1	LATE0	54	

TABLE 21-2.	<b>REGISTERS ASSOCIATED WITH A/D OPERATION</b>
IADLE ZI-Z.	REGISTERS ASSOCIATED WITH A/D OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

**Note 1:** Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RA6 and its associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.

4: These registers and/or bits are not implemented on 28-pin devices.

# 22.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see **Section 23.0 "Comparator Voltage Reference Module**"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register. The CMCON register (Register 22-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 22-1.

## REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER


R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7							bit 0
Legend:							
R = Readable		W = Writable	bit		mented bit, rea		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkı	nown
bit 7	C2OUT Com	parator 2 Outp	ıt bit				
	When C2INV						
	1 = C2 VIN+ >						
	0 = C2 VIN+ <	< C2 VIN-					
	When C2INV	= 1:					
	1 = C2 VIN+ <						
	0 = C2 VIN+ >	-					
bit 6		parator 1 Outp	ut bit				
	When C1INV						
	1 = C1 VIN+ > 0 = C1 VIN+ <						
	When C1INV						
	1 = C1 VIN+ <						
	0 = C1 VIN+ >						
bit 5	C2INV: Comp	parator 2 Outpu	t Inversion bi	t			
	1 = C2 outpu	t inverted					
	0 = C2 outpu	t not inverted					
bit 4	C1INV: Comp	parator 1 Outpu	t Inversion bi	t			
	1 = C1 output						
	0 = C1 outpu						
bit 3	CIS: Compara	ator Input Switc	h bit				
	When CM2:C						
		connects to RA					
		connects to RA2 connects to RA0		UVREF			
		connects to RA					
bit 2-0		omparator Mod					
2.1.2.0		hows the Comp		s and the CM2	:CM0 bit settin	as.	
	1.9010 ZZ 10					90.	

© 2007 Microchip Technology Inc.

# 22.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 22-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Section 28.0 "Electrical Characteristics".

Note:	Compa	Comparator interrupts should be disabled										
	during a Comparator mode change.											
	Otherwi	ise,	a false interru	ipt may	occur.							



# 22.2 Comparator Operation

A single comparator is shown in Figure 22-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 22-2 represent the uncertainty, due to input offsets and response time.

# 22.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 22-2).




FIGURE 22-2: SINGLE COMPARATOR

# 22.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

# 22.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 23.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

# 22.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see **Section 28.0** "**Electrical Characteristics**").

# 22.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 22-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
  - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.





# 22.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register										
	(C1OUT or C2OUT) should occur when a										
	read operation is being executed (start of										
	the Q2 cycle), then the CMIF (PIR2<6>)										
	interrupt flag may not get set.										

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

# 22.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

## 22.8 Effects of a Reset


A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RA0 through RA3) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

# 22.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 22-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 22-4: COMPARATOR ANALOG INPUT MODEL



#### TABLE 22-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54
PORTA	—	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	54
LATA	_	LATA6 ⁽¹⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	54
TRISA	—	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

**Note 1:** PORTA<6> and its direction and latch bits are individually configured as port pins based on various oscillator modes. When disabled, these bits read as '0'.

NOTES:

# 23.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 23-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

# 23.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

 $\frac{\text{If } \text{CVRR} = 1:}{\text{CVREF} = ((\text{CVR3:CVR0})/24) \times \text{CVRsRC}}$   $\frac{\text{If } \text{CVRR} = 0:}{\text{CVREF} = (\text{CVRSRC}/4) + (((\text{CVR3:CVR0})/32) \times \text{CVRSRC})}$ 

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 28-3 in **Section 28.0 "Electrical Characteristics"**).

# REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CVREN: Comparator Voltage Reference Enable bit
	1 = CVREF circuit powered on
	0 = CVREF circuit powered down
bit 6	CVROE: Comparator VREF Output Enable bit ⁽¹⁾
	<ul> <li>1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF pin</li> <li>0 = CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin</li> </ul>
bit 5	CVRR: Comparator VREF Range Selection bit
	<ul> <li>1 = 0 to 0.667 CVRSRC, with CVRSRC/24 step size (low range)</li> <li>0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range)</li> </ul>
bit 4	CVRSS: Comparator VREF Source Selection bit
	<ul> <li>1 = Comparator reference source, CVRSRC = (VREF+) - (VREF-)</li> <li>0 = Comparator reference source, CVRSRC = VDD - VSS</li> </ul>
bit 3-0	<b>CVR3:CVR0:</b> Comparator VREF Value Selection bits ( $0 \le (CVR3:CVR0) \le 15$ )
	$\frac{\text{When CVRR} = 1:}{(2)(2)(2)(2)(2)(2)(2)(2)(2)(2)(2)(2)(2)($
	$CVREF = ((CVR3:CVR0)/24) \bullet (CVRSRC)$
	$\frac{\text{When CVRR} = 0}{2}$
	$CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) \bullet (CVRSRC)$

#### Note 1: CVROE overrides the TRISA<2> bit setting.

© 2007 Microchip Technology Inc.



# FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

# 23.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 23-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 28.0 "Electrical Characteristics"**.

# 23.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

## 23.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

# 23.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit and the CVROE bit are both set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 23-2 shows an example buffering technique.






TABLE 23-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFEREN
------------------------------------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
TRISA	_	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54

Legend: Shaded cells are not used with the comparator voltage reference.

**Note 1:** PORTA<6> and its direction and latch bits are individually configured as port pins based on various oscillator modes. When disabled, these bits read as '0'.

NOTES:

# 24.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18F2455/2550/4455/4550 devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt. The High/Low-Voltage Detect Control register (Register 24-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 24-1.

# REGISTER 24-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1				
VDIRMAG		IRVST	HLVDEN	HLVDL3 ⁽¹⁾	HLVDL2 ⁽¹⁾	HLVDL1 ⁽¹⁾	HLVDL0 ⁽¹⁾				
bit 7							bit 0				
<b>F</b>											
Legend:											
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'											
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	VDIRMAG: Vo	oltage Direction	n Magnitude S	Select bit							
	1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)										
	0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)										
bit 6	Unimplemented: Read as '0'										
bit 5	IRVST: Internal Reference Voltage Stable Flag bit										
	1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage r										
				c will not generation not be enabled	ate the interrup	t flag at the spe	ecified voltage				
bit 4	HLVDEN: Hig	h/Low-Voltage	Detect Powe	r Enable bit							
	1 = HLVD ena										
	0 = HLVD dis										
bit 3-0	HLVDL3:HLV	DL0: Voltage [	Detection Limi	it bits ⁽¹⁾							
		• •	ut is used (inp	ut comes from	the HLVDIN pin	ı)					
	1110 <b>= Maxin</b>	num setting									
	•										
	•										
	0000 = Minim	um setting									
		-									

Note 1: See Table 28-6 in Section 28.0 "Electrical Characteristics" for specifications.

© 2007 Microchip Technology Inc.

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.


# 24.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL3:HLVDL0, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





# 24.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Disable the module by clearing the HLVDEN bit (HLVDCON<4>).
- 2. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 4. Enable the HLVD module by setting the HLVDEN bit.
- 5. Clear the HLVD Interrupt Flag, HLVDIF (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt, if interrupts are desired, by setting the HLVDIE and GIE/GIEH bits (PIE2<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

# 24.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022 (Section 28.2 "DC Characteristics"). Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.


# 24.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420 (see Table 28-6 in **Section 28.0** "**Electrical Characteristics**"), may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36 (Table 28-12).

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 24-2 or Figure 24-3.








# 24.5 Applications

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 24-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage, VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.



# 24.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

## 24.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
HLVDCON	VDIRMAG		IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	52
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	54
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	54
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	54

#### TABLE 24-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

NOTES:

# 25.0 SPECIAL FEATURES OF THE CPU

PIC18F2455/2550/4455/4550 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2455/2550/4455/4550 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

# 25.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction, with the TBLPTR pointing to the Configuration register, sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L			USBDIV	CPUDIV1	CPUDIV0	PLLDIV2	PLLDIV1	PLLDIV0	00 0000
300001h	CONFIG1H	IESO	FCMEN	_		FOSC3	FOSC2	FOSC1	FOSC0	00 0101
300002h	CONFIG2L	_		VREGEN	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	01 1111
300003h	CONFIG2H	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	_	_	_	_	LPT1OSC	PBADEN	CCP2MX	1011
300006h	CONFIG4L	DEBUG	XINST	ICPRT ⁽³⁾	_	_	LVP	_	STVREN	1001-1
300008h	CONFIG5L	_	_	_	_	CP3 ⁽¹⁾	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	_	_	_			_	11
30000Ah	CONFIG6L	_	-	_	_	WRT3 ⁽¹⁾	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_			_	111
30000Ch	CONFIG7L	_	_	_	_	EBTR3 ⁽¹⁾	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	_	EBTRB	—	—	—	_		—	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx(2)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0001 0010 <b>(2)</b>

#### TABLE 25-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18FX455 devices; maintain this bit set.

2: See Register 25-13 and Register 25-14 for DEVID values. DEVID registers are read-only and cannot be programmed by the user.

3: Available only on PIC18F4455/4550 devices in 44-pin TQFP packages. Always leave this bit clear in all other devices.

# REGISTER 25-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

U-0	U-0	R/P-0	R/P-0	R/P-0	R/P-0	R/P-0	R/P-0
_	—	USBDIV	CPUDIV1	CPUDIV0	PLLDIV2	PLLDIV1	PLLDIV0
bit 7	·						bit C
Legend:							
R = Readable	e bit	P = Program	nable bit	U = Unimpler	nented bit, read	as '0'	
-n = Value wh	nen device is unp	programmed		u = Unchange	ed from progran	nmed state	
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5				•	SB mode only; I	UCFG:FSEN =	1)
				MHz PLL divid	•		
			•		scillator block wi	ith no postscale	3
bit 4-3		•		caler Selection	DItS		
		C and ECIO C					
				ive system cloo ive system cloo			
	•		•	ive system cloc			
				stem clock (no			
	For XTPLL, H	ISPLL, ECPLL	and ECPIO C	Scillator mode	<u>S:</u>		
		PLL divided by					
		PLL divided by					
		PLL divided by PLL divided by					
bit 2-0		LDIVO: PLL Pr					
5112 0		by 12 (48 MHz					
		by 10 (40 MHz					
		by 6 (24 MHz (					
	100 = Divide	by 5 (20 MHz (	oscillator input	t)			
		by 4 (16 MHz (		,			
		by 3 (12 MHz (		,			
		by 2 (8 MHz os			octhy)		
	000 = NO pre		scillator input	drives PLL dire	ecuy)		

R/P-0	R/P-0	U-0	U-0	R/P-0	R/P-1	R/P-0	R/P-1
IESO	FCMEN	—	—	FOSC3 ⁽¹⁾	FOSC2 ⁽¹⁾	FOSC1 ⁽¹⁾	FOSC0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable		P = Programr	nable bit	U = Unimpler	mented bit, read	as '0'	
-n = Value wl	nen device is unp	programmed		u = Unchang	ed from progran	nmed state	
bit 7		I/External Osc		over bit			
		Switchover mo					
bit 6		Safe Clock Mc		bit			
DIT O		Clock Monitor		UIL			
		Clock Monitor					
bit 5-4	Unimplemen	ted: Read as '	0'				
bit 3-0	FOSC3:FOS	<b>CO:</b> Oscillator S	Selection bits ⁽	1)			
		scillator, PLL e	nabled (HSPL	_L)			
	110x = HS os	. ,	<b>o</b>				
		ial oscillator, H ial oscillator, X		sed by USB (IN	THS)		
					sed by USB (INT		
					d by USB (INTIC	,	
	0111 = EC os	scillator, PLL e	nabled, CLKC	) function on R	A6 (ECPLL)	,	
				unction on RA6	6 (ECPIO)		
		scillator, CLKO		· · ·			
		scillator, port fu scillator, PLL er					
	000x = XT os			·/			
		( )					

#### REGISTER 25-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

**Note 1:** The microcontroller and USB module both use the selected oscillator as their clock source in XT, HS and EC modes. The USB module uses the indicated XT, HS or EC oscillator as its clock source whenever the microcontroller uses the internal oscillator.

# REGISTER 25-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	VREGEN	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programr	nable bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value wh	en device is unp	programmed		u = Unchang	ed from progran	nmed state	
		-		-	-		
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5	VREGEN: US	B Internal Volt	age Regulato	r Enable bit			
	1 = USB volta	age regulator e	nabled				
		age regulator d					
bit 4-3	BORV1:BOR	V0: Brown-out	Reset Voltage	e bits ⁽¹⁾			
	11 = Minimun	n setting					
	•						
	00 = Maximu	m setting					
bit 2-1	BOREN1:BO	REN0: Brown-	out Reset Ena	able bits ⁽²⁾			
	11 = Brown-c	out Reset enab	led in hardwai	re only (SBOR	EN is disabled)		
	10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled						
	<ul> <li>01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)</li> <li>00 = Brown-out Reset disabled in hardware and software</li> </ul>						
bit 0		wer-up Timer		re and soltwar	C		
	1 = PWRT dis	•					
	0 = PWRT en						
		···					
Note 1: Se	e Section 28.0	"Electrical Ch	aracteristics	" for the specif	ications.		

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

© 2007 Microchip Technology Inc.

					•		
U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7				1			bit
Legend:							
R = Readab	le bit	P = Program	mable bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value w	hen device is unp	programmed		u = Unchange	ed from prograr	nmed state	
bit 7-5	Unimplemen	ted: Read as	'O'				
bit 4-1	WDTPS3:WD	TPS0: Watch	dog Timer Pos	tscale Select b	its		
	1111 <b>= 1:32,7</b>		0				
	1110 = 1:16,3						
	1101 = 1:8,19	92					
	1100 = 1:4,09	96					
	1011 = 1:2,04	18					
	1010 = 1:1,02	24					
	1001 <b>= 1:512</b>						
	1000 = 1:256						
	0111 = 1:128						
	0110 = 1:64						
	0101 = 1:32						
	0100 = 1:16						
	0011 = 1:8						
	0010 = 1:4						
	0001 = 1:2						
	0000 = 1:1						
bit 0	WDTEN: Wat	chdog Timer I	Enable bit				
	1 = WDT enal	bled					
	0 = WDT disa	bled (control	is placed on the		1		

# REGISTER 25-4: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

# REGISTER 25-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

				-		-
U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1
_	_	—	_	LPT1OSC	PBADEN	CCP2MX
						bit 0
e bit	P = Programn	nable bit	U = Unimpler	mented bit, read	as '0'	
nen device is unp	programmed		u = Unchang	ed from program	nmed state	
MCLRE: MCL	R Pin Enable I	bit				
$1 = \overline{MCLR}$ pir	n enabled, RE3	3 input pin dis	abled			
0 = RE3 inpu	t pin enabled, I	MCLR pin dis	abled			
Unimplement	ted: Read as '	כ'				
LPT1OSC: Lo	w-Power Time	er1 Oscillator I	Enable bit			
1 = Timer1 configured for low-power operation						
0 = Timer1 co	nfigured for hig	gher power op	peration			
PBADEN: PC	RTB A/D Enat	ole bit				
(Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.)						
	•	•	• .		t	
0 = PORTB < 4	1:0> pins are co	onfigured as c	ligital I/O on Re	eset		
CCP2MX: CC	P2 MUX bit					
1 - CCP2 inc	ut/output ic m	ultiplayad with	DC1			
	ui/ouipui is mi	unpiezeu wim	KU1			
	men device is unp           MCLRE: MCL           1 = MCLR pin           0 = RE3 inpu           Unimplement           LPT1OSC: Loc           1 = Timer1 co           0 = PORTB           0 = PORTB           CCP2MX: CO	m       m         e bit       P = Programmed         men device is unprogrammed       mcLRE: MCLR Pin Enable I         1 = MCLR pin enabled, RE3       0 = RE3 input pin enabled, RE3         0 = RE3 input pin enabled, RE3       1         Unimplemented: Read as '0       LPT10SC: Low-Power Time         1 = Timer1 configured for low       0 = Timer1 configured for low         0 = Timer1 configured for low       0 = Timer1 configured for low         0 = FORTB ADEN: PORTB A/D Enable       (Affects ADCON1 Reset statt)         1 = PORTB       4:0> pins are cond         0 = PORTB       4:0> pins	m       m         me bit       P = Programmable bit         nen device is unprogrammed         MCLRE: MCLR Pin Enable bit         1 = MCLR pin enabled, RE3 input pin dist         0 = RE3 input pin enabled, MCLR pin dist         Unimplemented: Read as '0'         LPT10SC: Low-Power Timer1 Oscillator If         1 = Timer1 configured for low-power operation         0 = Timer1 configured for higher power operation         0 = Timer1 configured for higher power operation         0 = Timer1 configured for higher power operation         0 = TORTB A/D Enable bit         (Affects ADCON1 Reset state. ADCON1 of         1 = PORTB         1 = PORTB         1 = PORTB         2 = PORTB         2 = PORTB         3 = PORTB         4:0> pins are configured as a         0 = PORTB         2 = PORTB         3 = PORTB         4:0> pins are configured as a         0 = PORTB         2 = PORTB         4:0> pins are configured as a         0 = PORTB	—       —       —       —         e bit       P = Programmable bit       U = Unimpler         nen device is unprogrammed       u = Unchang         MCLRE:       MCLR Pin Enable bit       1         1 =       MCLR pin enabled, RE3 input pin disabled       0         0 =       RE3 input pin enabled, MCLR pin disabled       Unimplemented: Read as '0'         LPT10SC:       Low-Power Timer1 Oscillator Enable bit       1 = Timer1 configured for low-power operation         0 =       Timer1 configured for higher power operation       0 = Timer1 configured for higher power operation         PBADEN:       PORTB A/D Enable bit       (Affects ADCON1 Reset state. ADCON1 controls PORTH         1 =       PORTB       pins are configured as analog input ch         0 =       PORTB       pins are configured as digital I/O on Reset state	—       —       —       LPT1OSC         e bit       P = Programmable bit       U = Unimplemented bit, read u = Unchanged from program         MCLRE:       MCLR Pin Enable bit       1 = MCLR pin enabled, RE3 input pin disabled         0 = RE3 input pin enabled, RE3 input pin disabled       0 = RE3 input pin enabled, MCLR pin disabled         Unimplemented:       Read as '0'         LPT1OSC:       Low-Power Timer1 Oscillator Enable bit         1 = Timer1 configured for low-power operation         0 = Timer1 configured for higher power operation         PBADEN:       PORTB A/D Enable bit         (Affects ADCON1 Reset state.       ADCON1 controls PORTB         1 = PORTB       pins are configured as analog input channels on Reset         0 = PORTB       pins are configured as digital I/O on Reset	-       -       -       LPT1OSC       PBADEN         e bit       P = Programmable bit       U = Unimplemented bit, read as '0'         nen device is unprogrammed       u = Unchanged from programmed state         MCLRE:       MCLR Pin Enable bit       u = Unchanged from programmed state         MCLRE:       MCLR Pin Enable bit       u = Unchanged from programmed state         MCLRE:       MCLR Pin enabled, RE3 input pin disabled       0 = RE3 input pin enabled, MCLR pin disabled         Unimplemented:       Read as '0'       LPT1OSC: Low-Power Timer1 Oscillator Enable bit         1 = Timer1 configured for low-power operation       0 = Timer1 configured for higher power operation         PBADEN:       PORTB A/D Enable bit       (Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.)         1 = PORTB       Pins are configured as analog input channels on Reset       0 = PORTB<4:0> pins are configured as digital I/O on Reset

R/P-1	R/P-0	R/P-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	XINST	ICPRT ⁽¹⁾	_	—	LVP	_	STVREN
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programn	hable bit	U = Unimpler	mented bit, read	as '0'	
	en device is unp	•		•	ed from program		
		logrammed		u – onenang	cu nom program		
bit 7	DEBUG: Bac	kground Debug	iger Enable b	oit			
	1 = Backgrou	nd debugger di	sabled, RB6	and RB7 config	gured as genera edicated to In-C		pins
bit 6	•	ded Instruction				0	
				Addressing mo	ode enabled ode disabled (Le	egacy mode)	
bit 5	<b>ICPRT:</b> Dedic 1 = ICPORT 6 0 = ICPORT 6	enabled	Debug/Progr	amming Port (I	CPORT) Enable	e bit ⁽¹⁾	
bit 4-3	Unimplemen	ted: Read as 'o	)'				
bit 2	LVP: Single-S	Supply ICSP™	Enable bit				
		pply ICSP enal					
bit 1	Unimplemen	ted: Read as 'o	)'				
bit 0	STVREN: Sta	ck Full/Underfle	ow Reset Ena	able bit			
	1 = Stack full/ 0 = Stack full/	underflow will a					

# REGISTER 25-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

**Note 1:** Available only on PIC18F4455/4550 devices in 44-pin TQFP packages. Always leave this bit clear in all other devices.

### REGISTER 25-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	_	CP3 ⁽¹⁾	CP2	CP1	CP0
bit 7							bit 0

Legend:			
R = Readal	ble bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value	when device i	s unprogrammed	u = Unchanged from programmed state
bit 7-4	Unimple	mented: Read as '0'	
bit 3	<b>CP3:</b> Co	de Protection bit ⁽¹⁾	
		< 3 (006000-007FFFh) is not < 3 (006000-007FFFh) is cod	
bit 2	<b>CP2:</b> Co	de Protection bit	
		< 2 (004000-005FFFh) is not < 2 (004000-005FFFh) is cod	-
bit 1	<b>CP1:</b> Co	de Protection bit	
		< 1 (002000-003FFFh) is not < 1 (002000-003FFFh) is cod	
bit 0	1 = Block	de Protection bit < 0 (000800-001FFFh) is not < 0 (000800-001FFFh) is cod	•

**Note 1:** Unimplemented in PIC18FX455 devices; maintain this bit set.

#### REGISTER 25-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	_	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		u = Unchanged from programmed state

bit 7	CPD: Data EEPROM Code Protection bit
	1 = Data EEPROM is not code-protected
	0 = Data EEPROM is code-protected
bit 6	CPB: Boot Block Code Protection bit
	1 = Boot block (000000-0007FFh) is not code-protected
	0 = Boot block (000000-0007FFh) is code-protected
bit 5-0	Unimplemented: Read as '0'

REGISTER 25-9:	CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)
----------------	---------------------------------------------------------------

					•						
U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1				
	_	_	—	WRT3 ⁽¹⁾	WRT2	WRT1	WRT0				
bit 7				•			bit 0				
Legend:											
R = Readab	ole bit	C = Clearable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value v	when device is unp	programmed		u = Unchang	ed from program	nmed state					
bit 7-4	Unimplemen	ted: Read as 'o	)'								
bit 3	WRT3: Write	WRT3: Write Protection bit ⁽¹⁾									
	•	1 = Block 3 (006000-007FFFh) is not write-protected									
	0 = Block 3 (0)	06000-007FFF	h) is write-pro	otected							
bit 2	WRT2: Write	WRT2: Write Protection bit									
		1 = Block 2 (004000-005FFFh) is not write-protected									
		04000-005FFF	h) is write-pro	otected							
bit 1	WRT1: Write	Protection bit									
		02000-003FFF									
		02000-003FFF	h) is write-pro	otected							
bit 0	WRT0: Write										
	•		, ,	,	not write-protect	ted					
	0 = Block  0 (0)	00800-001FFF	h) or (001000	0-001FFFh) is	write-protected						

**Note 1:** Unimplemented in PIC18FX455 devices; maintain this bit set.

#### REGISTER 25-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC ⁽¹⁾	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is un	programmed	u = Unchanged from programmed state

bit 7	WRTD: Data EEPROM Write Protection bit
	1 = Data EEPROM is not write-protected
	0 = Data EEPROM is write-protected
bit 6	WRTB: Boot Block Write Protection bit
	1 = Boot block (000000-0007FFh) is not write-protected
	0 = Boot block (000000-0007FFh) is write-protected
bit 5	WRTC: Configuration Register Write Protection bit ⁽¹⁾
	1 = Configuration registers (300000-3000FFh) are not write-protected
	0 = Configuration registers (300000-3000FFh) are write-protected
bit 4-0	Unimplemented: Read as '0'

**Note 1:** This bit is read-only in normal execution mode; it can be written only in Program mode.

### REGISTER 25-11: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	_	—	—	EBTR3 ⁽¹⁾	EBTR2	EBTR1	EBTR0
bit 7							bit 0

Legend:							
R = Readal	ble bit	C = Clearable bit	U = Unimplemented bit, read as '0'				
-n = Value when device is unprogrammed		unprogrammed	u = Unchanged from programmed state				
bit 7-4	Unimpler	nented: Read as '0'					
bit 3	EBTR3: 1	able Read Protection bit ⁽¹⁾					
			otected from table reads executed in other blocks cted from table reads executed in other blocks				
bit 2	EBTR2: T	BTR2: Table Read Protection bit					
			otected from table reads executed in other blocks cted from table reads executed in other blocks				
bit 1	EBTR1: 7	able Read Protection bit					
		( )	protected from table reads executed in other blocks tected from table reads executed in other blocks				
bit 0	EBTR0: 1	able Read Protection bit					
		· · · ·	t protected from table reads executed in other blocks otected from table reads executed in other blocks				

Note 1: Unimplemented in PIC18FX455 devices; maintain this bit set.

#### REGISTER 25-12: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is u	nprogrammed	u = Unchanged from programmed state

bit 7 Unimplemented: Read as '0'

bit 6 **EBTRB:** Boot Block Table Read Protection bit

- 1 = Boot block (000000-0007FFh) is not protected from table reads executed in other blocks
- 0 = Boot block (000000-0007FFh) is protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

#### REGISTER 25-13: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2455/2550/4455/4550 DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7		•		•			bit 0
Legend:							
R = Read-only bit P = Programmable bit		nable bit	U = Unimpler	as '0'			
-n = Value wi	nen device is unp	programmed		u = Unchanged from programmed state			
bit 7-5	DEV2:DEV0:	Device ID bits					
	011 = PIC18F2455						
	010 = PIC18F						
	001 = PIC18F						
	000 = PIC18F	-4550					

bit 4-0 **REV3:REV0:** Revision ID bits These bits are used to indicate the device revision.

#### REGISTER 25-14: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2455/2550/4455/4550 DEVICES

R	R	R	R	R	R	R	R
DEV10 ⁽¹⁾	DEV9 ⁽¹⁾	DEV8 ⁽¹⁾	DEV7 ⁽¹⁾	DEV6 ⁽¹⁾	DEV5 ⁽¹⁾	DEV4 ⁽¹⁾	DEV3 ⁽¹⁾
bit 7							bit 0

Legend:		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is un	programmed	u = Unchanged from programmed state

bit 7-0 **DEV10:DEV3:** Device ID bits⁽¹⁾ These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number. 0001 0010 = PIC18F2455/2550/4455/4550 devices

**Note 1:** These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

# 25.2 Watchdog Timer (WDT)


For PIC18F2455/2550/4455/4550 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
  - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
  - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

### 25.2.1 CONTROL REGISTER

Register 25-15 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.



#### FIGURE 25-1: WDT BLOCK DIAGRAM

## REGISTER 25-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_	_	_	—	—	—	SWDTEN ⁽¹⁾
bit 7				•			bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is un	known

bit 7-1	Unimplemented: Read as '0'
bit 0	SWDTEN: Software Controlled Watchdog Timer Enable bit ⁽¹⁾
	1 = Watchdog Timer is on
	0 = Watchdog Timer is off

**Note 1:** This bit has no effect if the Configuration bit, WDTEN, is enabled.

### TABLE 25-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	52
WDTCON	—	—	—	_	_	-	—	SWDTEN	52

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

**Note 1:** The SBOREN bit is only available when BOREN<1:0> = 01; otherwise, the bit reads as '0'.

#### 25.3 **Two-Speed Start-up**

The Two-Speed Start-up feature helps to minimize the latency period, from oscillator start-up to code execution, by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is XT, HS, XTPLL or HSPLL (Crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.

Because the OSCCON register is cleared on Reset events, the INTOSC (or postscaler) clock source is not initially available after a Reset event; the INTRC clock is used directly at its base frequency. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after


Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IRCF2:IRCF0 prior to entering Sleep mode.

In all other power-managed modes. Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

#### 25.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to Section 3.1.4 "Multiple Sleep Commands"). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




#### **FIGURE 25-2:** TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL)

## 25.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 25-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 25-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 25.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IRCF2:IRCF0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IRCF2:IRCF0 prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

#### 25.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock Monitor events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

### 25.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.





#### 25.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Clock Monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

### 25.4.4 POR OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or Low-Power Sleep mode. When the primary device clock is either EC or INTRC, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note:	The same logic that prevents false oscilla- tor failure interrupts on POR or wake from							
	Sleep will also prevent the detection of the							
	oscillator's failure to start at all following							
	these events. This can be avoided by							
	monitoring the OSTS bit and using a							
	timing routine to determine if the oscillator							
	is taking too long to start. Even so, no							
	oscillator failure interrupt will be flagged.							

As noted in Section 25.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

# 25.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other  $PIC^{\$}$  devices.

The user program memory is divided into five blocks. One of these is a boot block of 2 Kbytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 25-5 shows the program memory organization for 24 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 25-3.

#### FIGURE 25-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2455/2550/4455/4550

MEMORY SI	ZE/DEVICE		Block Code Protection
24 Kbytes (PIC18F2455/2555)	32 Kbytes Address ) (PIC18F2550/4550) Range		Controlled By:
Boot Block	Boot Block	000000h 0007FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000800h 001FFFh	CP0, WRT0, EBTR0
Block 1	Block 1	002000h 003FFFh	CP1, WRT1, EBTR1
Block 2	Block 2	004000h 005FFFh	CP2, WRT2, EBTR2
Unimplemented Read '0's	Block 3	006000h 007FFFh	CP3, WRT3, EBTR3
Unimplemented Read '0's	Unimplemented Read '0's	008000h	(Unimplemented Memory Space)
		1FFFFFh	

#### TABLE 25-3: SUMMARY OF CODE PROTECTION REGISTERS

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	—	—	—	CP3 ⁽¹⁾	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	—	—	—	_	—	—
30000Ah	CONFIG6L	—	—	_	—	WRT3 ⁽¹⁾	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	—		—
30000Ch	CONFIG7L	—	—	_	—	EBTR3 ⁽¹⁾	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB		_	—	—	—	—

Legend: Shaded cells are unimplemented.

**Note 1:** Unimplemented in PIC18FX455 devices; maintain this bit set.

#### 25.5.1 PROGRAM MEMORY CODE PROTECTION

**FIGURE 25-6:** 


The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.


In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read.

A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 25-6 through 25-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full Chip Erase or Block Erase function. The full Chip Erase and Block Erase functions can only be initiated via ICSP operation or an external programmer.


### TABLE WRITE (WRTn) DISALLOWED **Register Values Program Memory**





#### FIGURE 25-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

#### FIGURE 25-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



### 25.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

#### 25.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP operation or an external programmer.

# 25.6 ID Locations

Eight memory locations (200000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

# 25.7 In-Circuit Serial Programming

PIC18F2455/2550/4455/4550 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

## 25.8 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 25-4 shows which resources are required by the background debugger.

TABLE 25-4: DEBUGGER RESOURCE	TABLE 25-4:	DEBUGGER RESOURCES
-------------------------------	-------------	--------------------

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to  $\overline{\text{MCLR}/\text{VPP}/\text{RE3}}$ , VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

## 25.9 Special ICPORT Features (Designated Packages Only)

Under specific circumstances, the No Connect (NC) pins of PIC18F4455/4550 devices in 44-pin TQFP packages can provide additional functionality. These features are controlled by device Configuration bits and are available only in this package type and pin count.

### 25.9.1 DEDICATED ICD/ICSP PORT

The 44-pin TQFP devices can use NC pins to provide an alternate port for In-Circuit Debugging (ICD) and In-Circuit Serial Programming (ICSP). These pins are collectively known as the dedicated ICSP/ICD port, since they are not shared with any other function of the device.

When implemented, the dedicated port activates three NC pins to provide an alternate device Reset, data and clock ports. None of these ports overlap with standard I/O pins, making the I/O pins available to the user's application.

The dedicated ICSP/ICD port is enabled by setting the ICPRT Configuration bit. The port functions the same way as the legacy ICSP/ICD port on RB6/RB7. Table 25-5 identifies the functionally equivalent pins for ICSP and ICD purposes.

#### TABLE 25-5: EQUIVALENT PINS FOR LEGACY AND DEDICATED ICD/ICSP™ PORTS

Pin M	Name	Pin					
Legacy Port	Dedicated Port	Туре	Pin Function				
MCLR/VPP/ RE3	NC/ICRST/ ICVPP	Р	Device Reset and Programming Enable				
RB6/KBI2/ PGC	NC/ICCK/ ICPGC	I	Serial Clock				
RB7/KBI3/ PGD	NC/ICDT/ ICPGD	I/O	Serial Data				

Legend: I = Input, O = Output, P = Power

Even when the dedicated port is enabled, the ICSP and ICD functions remain available through the legacy port. When VIH is seen on the MCLR/VPP/RE3 pin, the state of the ICRST/ICVPP pin is ignored.

- Note 1: The ICPRT Configuration bit can only be programmed through the default ICSP port.
  - 2: The ICPRT Configuration bit must be maintained clear for all 28-pin and 40-pin devices; otherwise, unexpected operation may occur.

### 25.9.2 28-PIN EMULATION

PIC18F4455/4550 devices in 44-pin TQFP packages also have the ability to change their configuration under external control for debugging purposes. This allows the device to behave as if it were a PIC18F2455/2550 28-pin device.

This 28-pin Configuration mode is controlled through a single pin, NC/ICPORTS. Connecting this pin to VSs forces the device to function as a 28-pin device. Features normally associated with the 40/44-pin devices are disabled along with their corresponding control registers and bits. This includes PORTD and PORTE, the SPP and the Enhanced PWM functionality of CCP1. On the other hand, connecting the pin to VDD forces the device to function in its default configuration.

The configuration option is only available when background debugging and the dedicated ICD/ICSP port are both enabled (DEBUG Configuration bit is clear and ICPRT Configuration bit is set). When disabled, NC/ICPORTS is a No Connect pin.

# 25.10 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP Programming (formerly known as *Low-Voltage ICSP Programming* or *LVP*). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RE3 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming using Single-Supply Programming, VDD is applied to the MCLR/VPP/RE3 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-Voltage Programming is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
  - 2: While in Low-Voltage ICSP Programming mode, the RB5 pin can no longer be used as a general purpose I/O pin and should be held low during normal operation.
  - 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.
  - 4: If the device Master Clear is disabled, verify that either of the following is done to ensure proper entry into ICSP mode:
    - a) disable Low-Voltage Programming (CONFIG4L<2> = 0); or
    - b) make certain that RB5/KBI1/PGM is held low during entry into ICSP.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a Block Erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a Block Erase is required. If a Block Erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

# 26.0 INSTRUCTION SET SUMMARY

PIC18F2455/2550/4455/4550 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of eight new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

## 26.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC instruction sets, while maintaining an easy migration from these PIC instruction sets. Most instructions are a single program memory word (16 bits) but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 26-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 26-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 26-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 26-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 26.1.1 "Standard Instruction Set" provides a description of each instruction.

#### Field Description RAM access bit а a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register bbb Bit address within an 8-bit file register (0 to 7) Bank Select Register. Used to select the current RAM bank. BSR ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative. C, DC, Z, OV, N d Destination select bit d = 0: store result in WREG d = 1: store result in file register f Destination: either the WREG register or the specified register file location. dest 8-bit register file address (00h to FFh) or 2-bit FSR designator (0h to 3h). f 12-bit register file address (000h to FFFh). This is the source address. fs 12-bit register file address (000h to FFFh). This is the destination address. fd Global Interrupt Enable bit. GIE Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). k label I abel name The mode of the TBLPTR register for the table read and table write instructions. mm Only used with table read and table write instructions: No change to register (such as TBLPTR with table reads and writes) Post-Increment register (such as TBLPTR with table reads and writes) *+ Post-Decrement register (such as TBLPTR with table reads and writes) *. Pre-Increment register (such as TBLPTR with table reads and writes) 1.1 The relative address (2's complement number) for relative branch instructions or the direct address for n Call/Branch and Return instructions. Program Counter. PC PCL Program Counter Low Byte. Program Counter High Byte. PCH PCLATH Program Counter High Byte Latch. Program Counter Upper Byte Latch. PCLATU PD Power-Down bit. Product of Multiply High Byte. PRODH PRODL Product of Multiply Low Byte Fast Call/Return mode select bit s s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode) TBLPTR 21-bit Table Pointer (points to a program memory location). 8-bit Table Latch. TABLAT ΤO Time-out bit. TOS Top-of-Stack. Unused or unchanged. u Watchdog Timer. WDT WREG Working register (accumulator). Don't care ('0' or '1'). The assembler will generate code with x = 0. It is the recommended form of use for x compatibility with all Microchip software tools. 7-bit offset value for indirect addressing of register files (source). Ze 7-bit offset value for indirect addressing of register files (destination) zd Optional argument. [text] Indicates an indexed address. (text) The contents of text. [expr]<n> Specifies bit n of the register indicated by the pointer expr Assigned to $\rightarrow$ Register bit field. < > In the set of. F User-defined term (font is Courier) italics

#### TABLE 26-1: OPCODE FIELD DESCRIPTIONS

FIGURE 26-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	<u>15 10 9 8 7 0</u>	
	OPCODE d a f (FILE #)	ADDWF MYREG, W, B
	$      d = 0 \ \text{for result destination to be WREG register} $ $      d = 1 \ \text{for result destination to be file register (f)} $ $      a = 0 \ \text{to force Access Bank} $ $      a = 1 \ \text{for BSR to select bank} $ f = 8 -bit file register address	
	Byte to Byte move operations (2-word)	
	<u>15 12 11 0</u>	
	OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
	<u>15 12 11 0</u>	
	1111 f (Destination FILE #)	
	f = 12-bit file register address	
	Bit-oriented file register operations	
	<u>15 12 11 9 8 7 0</u>	
	OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
	b = 3-bit position of bit in file register (f)	
	a = 0 to force Access Bank	
	a = 1 for BSR to select bank f = 8-bit file register address	
	Literal operations	
	15 8 7 0	
	OPCODE k (literal)	MOVLW 7Fh
	k = 8-bit immediate value	
	Control operations	
	Control operations	
	CALL, GOTO and Branch operations 15 8 7 0	
	OPCODE n<7:0> (literal)	GOTO Label
	15 12 11 0	
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
	OPCODE S n<7:0> (literal)	CALL MYFUNC
	15 12 11 0	
	1111 n<19:8> (literal) S = Fast bit	
	3 = Past bit	
	15 11 10 0	
	OPCODE n<10:0> (literal)	BRA MYFUNC
	OPCODE n<7:0> (literal)	BC MYFUNC

#### TABLE 26-2: PIC18FXXXX INSTRUCTION SET

Mnemo	onic,	Description	Cycles	16-Bit Instruction Word				Status	Natao
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED C	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1 ΄	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1 ΄	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1 ΄	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	3 [,] u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff		Z, N	, =

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

	• .		-	16-	Bit Instr	uction V	Vord	0.44	
Mnemonic, Operands		Description	Cycles	MSb			LSb	Status Affected	Notes
BIT-ORIEN	NTED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL				1					-
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

### TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnem	onic,	Description	Cycles	16-Bit Instruction Word				Status	Notes
Opera	Operands		Cycles	MSb			LSb	Affected	Notes
LITERAL	OPERA	TIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	NORY (	PROGRAM MEMORY OPERATION	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

### TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

#### STANDARD INSTRUCTION SET 26.1.1

ADDLW	ADD Litera	al to W			ļ	DDWF	ADD W to	f	
Syntax:	ADDLW	k			S	Syntax:	ADDWF	f {,d {,a}}	
Operands:	$0 \le k \le 255$	i			C	Operands:	$0 \le f \le 255$		
Operation:	(W) + k $\rightarrow$	W					d ∈ [0,1]		
Status Affected:	N, OV, C, E	DC, Z			C	Operation:	a ∈ [0,1] (W) + (f) →	doct	
Encoding:	0000	1111	kkkk	kkkk		Status Affected:	(₩) + (I) → N, OV, C, D		
Description:	The conten					Encoding:			
	8-bit literal	'k' and th	e result is	placed in		0	0010	01da ff:	
Mordo.	W. 1				L	Description:		egister 'f'. If 'd' red in W. If 'd'	
Words:	1					result is stored in W. if d is 1, the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected			
Cycles:									
Q Cycle Activity:	02	02		04					d to select the
Q1 Decode	Q2 Q3 Q4 Read Process Write to W					GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing			
Decoue	literal 'k' Data			white to w					
Example:	ADDLW 1	15h						ever f ≤ 95 (5	,
Before Instructi								.2.3 "Byte-Or d Instruction	
	10h							set Mode" for	
After Instruction					V	Vords:	1		
W =	25h				C	Cycles:	1		
						Q Cycle Activity:			
						Q1	Q2	Q3	Q4
						Decode	Read	Process	Write to
							register 'f'	Data	destination
						Example:	ADDME		
					<u>-</u>	Before Instruc	ADDWF	REG, 0, 0	
						Belore Instruc W	= 17h		
						REG	= 0C2h		
						After Instructi	on		
						W	= 0D9h		
						REG	= 0C2h		

Note: All PIC18 instructions may take an optional label argument, preceding the instruction mnemonic, for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	ADD W and	d Carry bit to	f				
Syntax:	ADDWFC	f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(W) + (f) +	(C) $\rightarrow$ dest					
Status Affected:	N, OV, C, D	N, OV, C, DC, Z					
Encoding:	0010	0010 00da ffff ffff					
	location 'f'. placed in W placed in da If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 26 Bit-Oriente	If 'd' is '0', the /. If 'd' is '1', th ata memory lo he Access Ba he BSR is use (default). nd the extend	ne result is ocation 'f'. Ink is selected. Ind to select the ed instruction ction operates Addressing Fh). See <b>Tiented and</b> <b>The See</b>				
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Process Data	Write to destination				
Example:	ADDWFC	REG, 0,	1				
Before Instruc		, 0,					
Carry bit REG W After Instructio	= 1 = 02h = 4Dh						
Carry bit REG W							

ANDI W						
ANDLW	k					
$0 \le k \le 255$						
(W) .AND.	$k\toW$					
N, Z						
0000	1011	kkk	k	kkkk		
1						
1						
Q2	Q3		Q4			
ead literal 'k'			Write to W			
ANDLW	05Fh					
n						
A3h						
: 03h						
	(W) .AND. N, Z 0000 The conter 8-bit literal 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		(W) .AND. k → W N, Z $0000 1011 kkk$ The contents of W are AN 8-bit literal 'k'. The result is 1 1 $Q2 Q3$ Read literal Process 'k' Data ANDLW 05Fh n A3h			

ANDWF	AND W wit	h f		BC
Syntax:	ANDWF	f {,d {,a}}		Syntax
Operands:	$0 \leq f \leq 255$			Opera
	d ∈ [0,1] a ∈ [0,1]			Opera
Operation:	(W) .AND. (	(f) $\rightarrow$ dest		Status
Status Affected:	N, Z			Encod
Encoding:	0001	01da ff:	ff ffff	Descri
Description:	register 'f'. I in W. If 'd' is in register 'f If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 26 Bit-Oriente	he Access Bai he BSR is use	result is stored is stored bac nk is selected d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed	k I. S Words S Cycles Q Cy If Jun
Words:	1			
Cycles:	1			
Q Cycle Activity: Q1	Q2	Q3	Q4	L If No
Decode	Read register 'f'	Process Data	Write to destination	] [
Example:	ANDWF	REG, 0, 0		_
Before Instruc W REG After Instructic W	= 17h = C2h on = 02h			<u>Exam</u> j E A
W REG After Instructio	= 17h = C2h on			_

вс		Branch if C	Branch if Carry						
Synta	ax:	BC n	BC n						
Oper	ands:	-128 ≤ n ≤ 1	$-128 \le n \le 127$						
Oper	ation:		if Carry bit is '1' (PC) + 2 + 2n $\rightarrow$ PC						
Statu	s Affected:	None	None						
Enco	ding:	1110	0010 nni	nn nnnn					
Desc	ription:	will branch. The 2's con added to the incremented instruction,	d to fetch the i the new addre n. This instruct	ber '2n' is e PC will have next ess will be					
Word	ls:	1	1						
Cycle	es:	1(2)							
Q Cy If Ju	ycle Activity: mp:								
i	Q1	Q2	Q3	Q4					
	Decode	Read literal 'n'	Process Data	Write to PC					
	No operation	No operation	No operation	No operation					
lf No	o Jump:								
i	Q1	Q2	Q3	Q4					
	Decode	Read literal 'n'	Process Data	No operation					
Exam	nple:	HERE	BC 5						
	Before Instruc PC After Instructic	= ad	dress (HERE	)					
	If Carry PC If Carry	= 0;	dress (HERE	,					
	PC	= ad	= address (HERE + 2)						

BCF	Bit Clear f			
Syntax:	BCF f, b	{,a}		
Operands:	$0 \le f \le 255$			
	$0 \le b \le 7$			
Operation	a ∈ [0,1] 0 → f <b></b>			
Operation:				
Status Affected:	None			1
Encoding:	1001	bbba	ffff	ffff
	GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Offs	ind the exited, this indicating the formula to the contract of the contract o	xtended i nstruction ffset Add 95 (5Fh). te-Orient ctions ir	n operates ressing See red and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4
Decode	Read	Proce		Write
	register 'f'	Data	a re	egister 'f'
Example:		FLAG_RE	G, 7,	0
Before Instruc FLAG_R	EG = C7	7h		
After Instructio FLAG_R		'n		

	Branch if N	vegative					
Syntax:	BN n						
Operands:	-128 ≤ n ≤ [°]	127					
Operation:	0	if Negative bit is '1' (PC) + 2 + 2n $\rightarrow$ PC					
Status Affected:	None						
Encoding:	1110	0110	nnnn	nnnn			
Description:	If the Nega program wi The 2's cor added to th incremente instruction, PC + 2 + 2 two-cycle ir	II branch. nplement e PC. Sin d to fetch the new a n. This ins	number ce the PC the next address v struction i	2n' is C will hav vill be			
Words:	1						
Cycles:	1(2)	1(2)					
Q Cycle Activity: If Jump:	00	0.0					
	Q2			~ ·			
Q1	-	Q3		Q4			
Decode	Read literal 'n'	Proces					
	Read literal	Proces					
Decode	Read literal 'n' No	Proces Data No		ite to PC			
Decode No operation	Read literal 'n' No	Proces Data No		ite to PC			
Decode No operation If No Jump:	Read literal 'n' No operation Q2 Read literal	Proces Data No operati Q3 Proces	on op	No Deration Q4 No			
Decode No operation If No Jump: Q1	Read literal 'n' No operation Q2	Proces Data No operati Q3	on op	No Deration Q4			
Decode No operation If No Jump: Q1	Read literal 'n' No operation Q2 Read literal	Proces Data No operati Q3 Proces Data	on op	No Deration Q4 No			
Decode No operation If No Jump: Q1 Decode	Read literal 'n' No operation Q2 Read literal 'n' HERE uction = ad	Proces Data No operati Q3 Proces Data	on or ss or	No Deration Q4 No			

# PIC18F2455/2550/4455/4550

BNC		Branch if N	lot Carry		BNN		Branch if N	lot Negative	
Synta	ax:	BNC n			Synt	ax:	BNN n		
Oper	ands:	-128 ≤ n ≤ 1	27		Oper	ands:	-128 ≤ n ≤ 1	27	
Oper	ation:	if Carry bit i (PC) + 2 + 2			Oper	ration:	if Negative (PC) + 2 + 2		
Statu	s Affected:	None			Statu	is Affected:	None		
Enco	ding:	1110	0011 nn:	nn nnnn	Enco	oding:	1110	0111 nn:	nn nnnn
Desc	ription:	will branch. The 2's con added to the incremented instruction,	d to fetch the t the new addre	ber '2n' is e PC will have next ess will be	Desc	sription:	program wil The 2's con added to the incremented instruction,	nplement num e PC. Since th d to fetch the the new addre n. This instruct	ber '2n' is e PC will have next ess will be
Word	ls:	1			Word	ds:	1		
Cycle	es:	1(2)			Cycle	es:	1(2)		
Q C If Ju	ycle Activity: mp:					ycle Activity: Imp:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
	No	No	No	No		No	No	No	No
If N/	operation	operation	operation	operation	If NL	operation	operation	operation	operation
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
<u>Exan</u>	<u>nple:</u>	HERE	BNC Jump		Exar	nple:	HERE	BNN Jump	
	Before Instruct PC After Instructio If Carry PC If Carry PC	= ade on = 0; = ade = 1;	dress (HERE dress (Jump dress (HERE	)		Before Instruct PC After Instruction If Negati PC If Negati PC	= ad on ve = 0; = ad ve = 1;	dress (HERE dress (Jump dress (HERE	)

BNO	v	Branch if N	lot Overflow		BNZ		Branch if	Not Zero		
Synt	ax:	BNOV n			Syntax	c	BNZ n			
Oper	ands:	-128 ≤ n ≤ ′	127		Opera	nds:	-128 ≤ n ≤	127		
Oper	ation:	if Overflow (PC) + 2 + 2			Operat	tion:	if Zero bit i (PC) + 2 +			
Statu	is Affected:	None			Status	Affected:	None			
Enco	oding:	1110	0101 nn	nn nnnn	Encod	ing:	1110 0001 nnnn nr			nnnn
Desc	ription:	If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.		Descri	ption:	If the Zero will branch The 2's con added to th incremente instruction, PC + 2 + 2 two-cycle i	nplement e PC. Sin d to fetch the new a n. This ins	number ce the P the nex address struction	r '2n' is C will have t will be	
Word	ls:	1		Words	:	1				
Cycl	es:	1(2)		Cycles	:	1(2)				
	ycle Activity: Imp:				Q Cyc If Jurr	cle Activity: np:				
	Q1	Q2	Q3	Q4	_	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Proces Data		/rite to PC
	No	No	No	No		No	No	No		No
	operation	operation	operation	operation	Ľ	operation	operation	operati	on d	operation
If No	o Jump:	00	00	04	If No .	Jump:	00	00		04
	Q1 Decode	Q2 Read literal	Q3 Process	Q4 No	Г	Q1 Decode	Q2 Read literal	Q3 Proces	20	Q4 No
	Decode	'n'	Data	operation		Decode	'n'	Data		operation
Exar		HERE	BNOV Jump		Examp		HERE	BNZ C	Jump	
	Before Instruct PC After Instruction If Overflo PC If Overflo PC	= ad on ww = 0; = ad ow = 1;	dress (HERE dress (Jump dress (HERE	)		efore Instruct PC fter Instruction If Zero PC If Zero PC	= ac on = 0; = ac = 1;	ldress (H) ldress (J) ldress (H)	ump)	2)

# PIC18F2455/2550/4455/4550

BRA Unconditional Branch								
Synta	ax:	BRA n	BRA n					
Oper	ands:	-1024 ≤ n ≤	-1024 ≤ n ≤ 1023					
Oper	ation:	(PC) + 2 + 2	$(PC) + 2 + 2n \rightarrow PC$					
Statu	s Affected:	None	None					
Enco	ding:	1101	0nnn nnr	nn nnnn				
Desc	ription:	the PC. Sin incrementer instruction,	complement r ce the PC will d to fetch the r the new addre n. This instruct instruction.	have next ess will be				
Word	ls:	1	1					
Cycle	es:	2	2					
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No operation	No operation	No operation	No operation				
<u>Exan</u>	nple:	HERE	BRA Jump					
	Before Instruc PC After Instructio	= ad	dress (HERE)					
	PC	= ad	dress (Jump)	)				

BSF	Bit Set f						
Syntax:	BSF f, b {	BSF f, b {,a}					
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$						
Operation:	$1 \rightarrow \text{f}$	$1 \rightarrow f < b >$					
Status Affected:	None						
Encoding:	1000	bbba	ffff	ffff			
Description:	If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 26 Bit-Oriente	Bit 'b' in register 'f' is set. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Data		Write gister 'f'			
Example: Before Instruct	tion	FLAG_RE	G, 7, 1				
FLAG_RE After Instructio		41					

fter Instruction FLAG_REG = 8Ah

BTFSC	Bit Test File	Bit Test File, Skip if Clear BTFSS		BTFSS	Bit Test File	e, Skip if Set		
Syntax:	BTFSC f, b	{,a}		Syntax:	BTFSS f, b	(,a}		
Operands:	$0 \le f \le 255$			Operands:	$0 \le f \le 255$			
	$0 \le b \le 7$				0 ≤ b < 7			
	a ∈ [0,1]				a ∈ [0,1]			
Operation:	skip if (f <b>)</b>	= 0		Operation:	skip if (f <b></b>	) = 1		
Status Affected:	None			Status Affected:				
Encoding:	1011	bbba ff	ff ffff	Encoding:	1010	bbba ff	ff ffff	
Description: Words:	instruction is the next inst current instru- and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank (o If 'a' is '0' an set is enable Indexed Lite mode where See Section Bit-Oriented	BSR is used to default). d the extended d, this instruction ral Offset Addrever $f \le 95$ (5Fl	'b' is '0', then I during the end, is discarded ead, making is selected. If p select the d instruction ion operates in ressing h). •Oriented and in Indexed	Description: Words:	instruction is the next inst current instr and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank ( If 'a' is '0' ar set is enable in Indexed L mode when See Section Bit-Oriente	If bit 'b' in register 'f' is '1', then the instruction is skipped. If bit 'b' is ' the next instruction fetched durin current instruction execution is di and a NOP is executed instead, m this a two-cycle instruction. If 'a' is '0', the Access Bank is sel 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instru- set is enabled, this instruction op in Indexed Literal Offset Address mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Orien Bit-Oriented Instructions in Inc Literal Offset Mode" for details.		
Cycles:	1(2)			Cycles:	1(2)			
-,	Note: 3 cy	cles if skip and 2-word instruc			Note: 3 cy by a			
Q Cycle Activity:			<b>.</b> .	Q Cycle Activity			<b>.</b>	
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4 No	
Decode	Read register 'f'	Process Data	No operation	Decode	Read register 'f'	Process Data	operation	
If skip:	- 3			If skip:	- 3			
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
No	No	No	No	No	No	No	No	
operation	operation	operation	operation	operation		operation	operation	
If skip and followe	•		<u>.</u>		wed by 2-word ins		<u>.</u>	
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
No operation	No operation	No operation	No operation	No operatior	No operation	No operation	No operation	
No	No	No	No	No	No	No	No	
operation	operation	operation	operation	operation	operation	operation	operation	
Example:	HERE B' FALSE : TRUE :	FFSC FLAG	8, 1, 0	Example:	HERE B FALSE : TRUE :	TFSS FLAG	, l, O	
Before Instruction	= add	ress (HERE)		Before Inst PC	= ado	iress (here)		
After Instructi If FLAG PC If FLAG	<1> = 0; = add	ress (TRUE)		After Instru If FLA F If FLA	G<1> = 0; C = add	ress (False)	)	

# PIC18F2455/2550/4455/4550

BTG	Bit Toggle f	BOV	Branch if Overflow			
Syntax:	BTG f, b {,a}	Syntax:	BOV n			
Dperands: $0 \le f \le 255$		Operands:	$-128 \le n \le 127$			
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if Overflow bit is '1' (PC) + 2 + 2n $\rightarrow$ PC			
Operation:	$(\overline{f}\!<\!b\!\!>) \to f\!<\!b\!\!>$	Status Affected:	None			
Status Affected:	None	Encoding:	1110 0100 nnnn nnnn			
Encoding:	0111 bbba ffff ffff	Description:	If the Overflow bit is '1', then the			
Description:	Bit 'b' in data memory location 'f' is inverted. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Words: Cycles: Q Cycle Activity: If Jump:	program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2)			
Words:	1	Q1	Q2 Q3 Q4			
Cycles:	1	Decode	Read literal Process Write to PC			
Q Cycle Activity:			'n' Data			
Q1	Q2 Q3 Q4	No	No No No			
Decode	Read Process Write	operation If No Jump:	operation operation operation			
	register 'f' Data register 'f'	Q1	Q2 Q3 Q4			
Example:	BTG PORTC, 4, 0	Decode	Read literal Process No 'n' Data operation			
Before Instruct PORTC After Instructio PORTC	= 0111 0101 [ <b>75h</b> ] pn:	Example: Before Instruct PC After Instruction If Overfic PC If Overfic PC	= address (HERE) on pw = 1; = address (Jump)			

	P7 n						
	BZ n						
	-	-128 ≤ n ≤ 127					
ation:	if Zero bit is '1' (PC) + 2 + 2n $\rightarrow$ PC						
s Affected:	None						
ding:	1110 0000 nnnn nnnn						
ription:	If the Zero bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.						
s:	1						
s:	1(2)						
/cle Activity: mp:							
Q1	Q2	Q3	Q4				
Decode	Read literal 'n'	Process Data	Write to PC				
No	No	No	No				
operation	operation	operation	operation				
•			<b>.</b>				
			Q4				
Decode			No operation				
ple:	HERE	BZ Jump					
	ding: ription: s: s: vcle Activity: mp: Q1 Decode No	ands: $-128 \le n \le 1$ ation:if Zero bit is (PC) + 2 + 2ation:if Zero bit is (PC) + 2 + 2ating:1110ription:If the Zero B will branch. The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle ins:1s:1s:1s:1s:1s:1s:1s:1s:1ycle Activity: mp:Q1Q2Read literal 'n'NoNo operationJump: Q1Q2	ands: $-128 \le n \le 127$ ation:if Zero bit is '1' (PC) + 2 + 2n $\rightarrow$ PCat Affected:Noneding:11100000minipition:If the Zero bit is '1', then the will branch. The 2's complement num added to the PC. Since the instruction, the new addred PC + 2 + 2n. This instruct two-cycle instruction.s:1s:1(2)vcle Activity: mp:1Q1Q2Q3DecodeRead literal 'n'Process ingerationNoNoNoJump:Q1Q2Q3DecodeRead literal Read literalProcessQ1Q2Q3DecodeRead literal Read literalProcess				

CALL	-	Subroutin	e Call			
Synta	IX:	CALL k {,	s}			
Opera	ands:	$0 \le k \le 1048575$ s $\in$ [0,1]				
Opera	ation:	$\begin{array}{l} (PC) + 4 \rightarrow TOS, \\ k \rightarrow PC < 20:1 >, \\ \text{if s = 1} \\ (W) \rightarrow WS, \\ (STATUS) \rightarrow STATUSS, \\ (BSR) \rightarrow BSRS \end{array}$				
Status	s Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)		1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈	
		memory ra (PC + 4) is stack. If 's' BSR registers a respective STATUSS update occ 20-bit value CALL is a f	re also pushed ( = 1, the ' shadow i and BSR curs (defa e 'k' is loa	w, STATI ushed into registers, S. If 's' = nult). Then ided into	eturn JS and o their WS, 0, no n, the PC<20:1>	
Words:		2		inou douc		
Cycles:		2				
-	cle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'k'<7:0>,	Push P stac	k ʻk	ead literal c'<19:8>, rite to PC	
	No operation	No operation	No operat		No peration	
Exam	iple:	HERE	CALL	THERE,	1	
I	Before Instruct PC After Instructio	= addres	S (HERE	)		
1	PC	= addres	s (THER	E)		

WDT Counter

WDT Postscaler TO PD

Clear f				c
CLRF f{,	a}			S
0 ≤ f ≤ 255 a ∈ [0,1]				C
$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$				
Z				
0110	101a	ffff	ffff	5
register. If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 26 Bit-Oriente	he Acces he BSR i (default). nd the e: led, this i Literal O hever $f \leq$ 5.2.3 "By ed Instru	ss Bank is is used to xtended in nstruction ffset Addre 95 (5Fh). te-Oriento ctions in	selected. select the struction operates essing See ed and Indexed	v C
1	Set Mout			
1				E
				<u>–</u>
Q2	Q3	3	Q4	
Read register 'f'				
CLRF	FLAG	REG.1		
	$\begin{array}{c} 0 \leq f \leq 255\\ a \in [0,1]\\ 000h \rightarrow f,\\ 1 \rightarrow Z\\ Z\\ \hline 0110\\ \hline Clears the register.\\ If 'a' is '0', t\\ If 'a' is '0', t\\ If 'a' is '1', t\\ GPR bank\\ If 'a' is '0' a\\ set is enab\\ in Indexed\\ mode wher\\ \hline Section 26\\ \hline Bit-Oriente\\ \hline Literal Offs\\ 1\\ 1\\ \hline \\ Q2\\ \hline Read\\ \hline \end{array}$	a ∈ [0,1] 000h → f, 1 → Z Z 0110 101a Clears the contents register. If 'a' is '0', the Access If 'a' is '1', the BSR if GPR bank (default). If 'a' is '0' and the ex- set is enabled, this if in Indexed Literal Off mode whenever f ≤ Section 26.2.3 "By Bit-Oriented Instru- Literal Offset Mode 1 1 Q2 Q3 Read Proces	$\begin{array}{c} 0 \leq f \leq 255\\ a \in [0,1]\\ 000h \rightarrow f,\\ 1 \rightarrow Z\\ Z\\ \hline \hline 0110  101a  ffff\\ \hline Clears the contents of the spectregister.\\ If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to GPR bank (default).\\ If 'a' is '0' and the extended in set is enabled, this instruction in Indexed Literal Offset Address mode whenever f \leq 95 (5Fh). Section 26.2.3 "Byte-Oriented Bit-Oriented Instructions in Literal Offset Mode" for deta 1\\ 1\\ \hline Q2 \qquad Q3\\ \hline Read \qquad Process\\ \hline \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

CLR	WDT	Clear Wat	chdog Ti	mer	
Synt	ax:	CLRWDT			
Oper	rands:	None			
$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Statu	is Affected:	TO, PD			
Enco	oding:	0000	0000	0000	0100
Desc	cription:	CLRWDT in Watchdog post <u>sca</u> ler and PD, a	Timer. It a of the WI	also resets	
Word	ds:	1			
Cycl	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	No operation	Proce Data		No peration
<u>Exar</u>	nple:	CLRWDT			
	Before Instruc WDT Cor	unter =	?		
	After Instructio	n			

00h

=

= 0

= 1 = 1

 $\ensuremath{\textcircled{}^{\odot}}$  2007 Microchip Technology Inc.

COMF	Compleme	ent f		CPFSEQ	Compare f	with W, Skip	if f = W
Syntax:	COMF f	{,d {,a}}		Syntax:	CPFSEQ	f {,a}	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]			Operands:	0 ≤ f ≤ 255 a ∈ [0,1]		
	a ∈ [0,1]			Operation:	(f) – (W),		
Operation:	$(\overline{f}) \rightarrow dest$				skip if (f) =		
Status Affected:	N, Z			Status Affected:	, ,	comparison)	
Encoding:	0001	11da ff	ff ffff		None	001a ff	ff ffff
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is			Encoding: Description:	0110		f data memory
Words: Cycles: Q Cycle Activity:	complement stored in W stored back If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode whent Section 26 Bit-Orientet Literal Offs 1	nted. If $d$ is '0' is '0 /. If 'd' is '1', th < in register 'f' the Access Ba he BSR is use (default). Ind the extend led, this instru- Literal Offset / hever f ≤ 95 (5 <b>5.2.3 "Byte-Or</b> <b>ed Instruction</b> <b>set Mode</b> " for	, the result is e result is (default). hk is selected. d to select the ed instruction ction operates Addressing Fh). See <b>iented and</b> <b>s in Indexed</b> details.	Words:	location 'f' performing If 'f' = W, th discarded a instead, ma instruction. If 'a' is '0', f GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 26 Bit-Oriented	to the contents an unsigned s and the fetched and a NOP is e aking this a two the Access Ba he BSR is use	s of W by subtraction. d instruction is xecuted o-cycle nk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and is in Indexed
Q1	Q2	Q3	Q4	Cycles:	1(2)		
Decode	Read register 'f'	Process Data	Write to destination			ycles if skip ar a 2-word instru	
				Q Cycle Activity:	.,		
Example:	COMF	REG, 0, 0		Q1	Q2	Q3	Q4
Before Instruc				Decode	Read	Process	No
REG	= 13h			lf alvia	register 'f'	Data	operation
After Instructio REG	on = 13h			lf skip: Q1	Q2	Q3	Q4
W	= ECh			No	No	No	No
				operation	operation	operation	operation
				If skip and follow			_
				Q1 No	Q2 No	Q3 No	Q4 No
				operation	operation	operation	operation
				No	No	No	No
				operation	operation	operation	operation
				Example:	HERE NEQUAL EQUAL	CPFSEQ REC : :	Ξ, Ο
				Before Instru	ction		
				PC Add	ress = HE	IRE	
				W REG	= ? = ?		
				After Instruct			
				lf REG PC	= W		т )
				If REG	≠ W		
				PC	C = Ac	dress (NEQU	AL)

CPF	SGT	Compare f	with W, Skip	if f > W	CPF	SLT	Compare f	f with W, Skip	if f < W
Synta	ax:	CPFSGT	f {,a}		Synt	ax:	CPFSLT	f {,a}	
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$			Ope	ands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Oper	ation:	(f) – (W), skip if (f) > (unsigned o	(W) comparison)		Ope	ration:	(f) – (W), skip if (f) < (W) (unsigned comparison)		
Statu	s Affected:	None			Statu	is Affected:	None	,	
Enco	ding:	0110	010a ff:	ff ffff		oding:	0110	000a ff	ff ff
Desc	ription:	0110010affffffffCompares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f $\leq$ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and			cription: ds:	Compares location 'f' performing If the conte contents of instruction executed ir two-cycle ii If 'a' is '0', 1 If 'a' is '1', 1 GPR bank 1 1(2) Note: 3 c	the contents o to the contents an unsigned s ents of 'f' are le f W, then the fe is discarded a instead, making instruction. the Access Ba the BSR is use	f data mer s of W by subtractior ss than th etched nd a NOP g this a nk is select d to select	
			ed Instruction set Mode" for		QC	ycle Activity:			
Word	ls:	1				Q1	Q2	Q3	Q4
Cycle	es:		cles if skip an		16 -1	Decode	Read register 'f'	Process Data	No operati
~ ~		by a	a 2-word instru	ction.	lf sł	Q1	Q2	Q3	Q4
QC	ycle Activity: Q1	Q2	Q3	Q4		No	No	No	No
	Decode	Read	Process	No No		operation	operation	operation	operati
	200040	register 'f'	Data	operation	lf sl	ip and followe	d by 2-word in	struction:	
lf sk	ip:					Q1	Q2	Q3	Q4
	Q1	Q2	Q3	Q4		No	No	No	No
	No	No	No	No		operation	operation	operation	operati
	operation	operation	operation	operation		No	No	No	No
If SK		d by 2-word in		<u>.</u>		operation	operation	operation	operati
	Q1 No operation	Q2 No operation	Q3 No operation	Q4 No operation	<u>Exar</u>	nple:		CPFSLT REG,	1
	No	No	No	No				:	
	operation	operation	operation	operation				·	
_						Before Instruc PC		ddress (HERE	)
Exan	<u>nple:</u>	HERE	CPFSGT RE	EG, 0		Ŵ	= ?	JUIESS (HERE	)
		NGREATER				After Instruction	on		
	Before Instruc PC W		: Idress (here	)		If REG PC If REG PC	≥ W	ddress (LESS	
	After Instructio If REG PC If REG PC	> W: = Ad ≤ W:	dress (GREA						

	anus.	a ∈ [0,1]		
era	ation:	(f) – (W), skip if (f) < ( (unsigned c		
atu	s Affected:	None		
со	ding:	0110	000a ffi	ff ffff
SC	ription:	location 'f' tr performing a lf the conter contents of instruction i executed in two-cycle in lf 'a' is '0', th	he Access Bar he BSR is use	of W by ubtraction. ss than the tched nd a NOP is this a hk is selected.
ord	s:	1		
cle	es:		ycles if skip ar a 2-word instru	
Cy	cle Activity:			
г	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	No operation
ski	p:			
	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation
cki		d by 2-word ins	-	operation
011	Q1	Q2	Q3	Q4
ſ	No	No	No	No
	operation	operation	operation	operation
Ī	No	No	No	No
	operation	operation	operation	operation
am	iple:	NLESS :	CPFSLT REG, :	1
	Before Instruc	tion		
	PC W		dress (HERE	)
	After Instructio	n		
	If REG	< W;		, ,
	PC If REG	= Ad ≥ W;	dress (LESS)	)
	PC		dress (NLES	S)

DAW		Decimal A	djust W Regis	ster	DECF	Decrement	tf	
Syntax:		DAW			Syntax:	DECF f{,c	d {,a}}	
Operan Operatio		-	> 9] or [DC = 2 6 → W<3:0>;	-	Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
		(W<3:0>) + else (W<3:0>) -			Operation: Status Affected:	(f) $- 1 \rightarrow de$ C, DC, N, C		
		(W<7:4>) + else	+ DC > 9] or [0 6 + DC $\rightarrow$ W DC $\rightarrow$ W<7:4	<7:4>;	Encoding: Description:	result is sto	01da ff register 'f'. If ored in W. If 'd ored back in re	l' is '1', the
Status A Encodir	Affected:	C	0000 00	00 0111				ank is selected. ed to select the
Descrip	tion:	resulting fro variables (e	s the eight-bit om the earlier a each in packed es a correct p	addition of two I BCD format)		GPR bank If 'a' is 'o' a set is enabl in Indexed	(default). nd the extend	led instruction action operates Addressing
Words: Cycles:		1 1				Bit-Oriente	2.3 "Byte-O ed Instruction set Mode" for	ns in Indexed
	e Activity:				Words:	1		uetalis.
-	Q1 Decode	Q2 Read	Q3 Process	Q4 Write	Cycles:	1		
	200040	register W	Data	W	Q Cycle Activity: Q1	Q2	Q3	Q4
Example	<u>e 1:</u>	DAW			Decode	Read register 'f'	Process	Write to destination
	efore Instruc W C DC ter Instructio W C DC	= A5h = 0 = 0			Example: Before Instru CNT Z After Instruc	DECF 0 uction = 01h = 0 tion	CNT, 1, (	
	e 2: wfore Instruc W C DC ter Instructio W C DC	= CEh = 0 = 0			CNT Z	= 00h = 1		

DECF	SZ	Decrement	f, Skip if 0		DCF	SNZ	Decrement	t f, Skip if Not	t 0	
Synta	x:	DECFSZ f	{,d {,a}}		Synt	ax:	DCFSNZ	f {,d {,a}}		
Opera	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Opera	ation:	(f) – 1 $\rightarrow$ de skip if resul	-		Ope	ration:	(f) – 1 $\rightarrow$ de skip if resul	-		
Status	Affected:	None			Statu	us Affected:	None			
Encod	ding:	0010	11da ff:	ff ffff	Enco	oding:	0100	11da ffi	ff ffff	
Descr	iption:	001011daffffffffThe contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing 		placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and		Desc	cription:	decremente placed in W placed bac If the result instruction, discarded a instead, ma instruction. If 'a' is '0', t If 'a' is '0', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 26 Bit-Oriente	the BSR is use (default). Ind the extend ed, this instruct Literal Offset A never $f \le 95$ (5 .2.3 "Byte-Or ed Instruction	the result is ne result is (default). next dy fetched, is xecuted cycle hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and is in Indexed
Words	S:	1						set Mode" for	details.	
Cycle			rcles if skip ar a 2-word instru		Word Cycl			cycles if skip a a 2-word insti		
QCy	cle Activity: Q1	Q2	Q3	Q4	QC	cycle Activity:	~)			
Γ	Decode	Read	Process	Write to		Q1	Q2	Q3	Q4	
		register 'f'	Data	destination		Decode	Read	Process	Write to	
lf ski					16 - 1	·	register 'f'	Data	destination	
Г	Q1	Q2	Q3	Q4	lf sł	Q1	Q2	Q3	Q4	
	No operation	No operation	No operation	No operation		No	No	No	No	
		d by 2-word in				operation	operation	operation	operation	
_	Q1	Q2	Q3	Q4	lf sl	kip and followe	d by 2-word in	struction:		
	No	No	No	No		Q1	Q2	Q3	Q4	
-	operation	operation	operation	operation		No	No	No	No	
	No operation	No operation	No operation	No operation		operation No	operation No	operation No	operation No	
L	operation	operation	operation	operation		operation	operation	operation	operation	
<u>Exam</u>	<u>ple:</u>	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	Exar	nple:	HERE ZERO	DCFSNZ TEN		
	Before Instruc PC After Instructio	= Address	G (HERE)			Before Instruc TEMP		: ?		
,	CNT	= CNT – 1	I			After Instruction	on			
	If CNT PC If CNT PC	≠ 0;	G (CONTINUE			TEMP If TEMP PC If TEMP		TEMP – 1, 0; Address () 0;		
	-					PC	=	Address (1	NZERO)	

GOT	o	Unconditi	onal Brai	nch				
Synta	ax:	GOTO k						
Oper	ands:	$0 \le k \le 10^4$	$0 \leq k \leq 1048575$					
Oper	ation:	$k \rightarrow PC<2$	$k \rightarrow PC < 20:1 >$					
Statu	s Affected:	None	None					
	oding: vord (k<7:0>) word(k<19:8>)	1110 1111	1111 k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈			
Desc	ription:	GOTO allov anywhere 2-Mbyte m value 'k' is is always a	within the emory rai loaded in	entire nge. The to PC<2	e 20-bit 0:1>. GOTC			
Word	ls:	2						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'<7:0>,	No operat	ion '	ead literal k'<19:8>, /rite to PC			
	No	No	No		No			
	operation	operation	operat	ion d	operation			
<u>Exan</u>	n <u>ple:</u> After Instructic PC =	GOTO THE on Address (1						

INCF	Increment	f			
Syntax:	INCF f{,c	d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) + 1 $\rightarrow$ de	est			
Status Affected:	C, DC, N,	OV, Z			
Encoding:	0010	10da	fff	f	ffff
	placed bac If 'a' is 'o', t If 'a' is '1', t GPR bank If 'a' is '0' a	the Acces the BSR i (default).	s Ban s used	k is I to :	selected. select the
	set is enab in Indexed mode wher Section 26 Bit-Oriente	led, this in Literal Of never f ≤ 9 5.2.3 "Byt ed Instru	nstruct fset A 95 (5F te-Orie ctions	tion ddre h). ente s in	operates essing See ed and Indexed
Words:	set is enab in Indexed mode wher <b>Section 26</b>	led, this in Literal Of never f ≤ 9 5.2.3 "Byt ed Instru	nstruct fset A 95 (5F te-Orie ctions	tion ddre h). ente s in	operates essing See ed and Indexed
Words: Cycles:	set is enab in Indexed mode when Section 26 Bit-Oriente Literal Off	led, this in Literal Of never f ≤ 9 5.2.3 "Byt ed Instru	nstruct fset A 95 (5F te-Orie ctions	tion ddre h). ente s in	operates essing See ed and Indexed
Cycles:	set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Off	led, this in Literal Of never f ≤ 9 5.2.3 "Byt ed Instru	nstruct fset A 95 (5F te-Orie ctions	tion ddre h). ente s in	operates essing See ed and Indexed
	set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Off	led, this in Literal Of never f ≤ 9 5.2.3 "Byt ed Instru	nstruct ifset Ac 95 (5F te-Orie ctions e" for c	tion ddre h). ente s in	operates essing See ed and Indexed
Cycles: Q Cycle Activity:	set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Offs 1	led, this in Literal Of never f ≤ 9 5.2.3 "By ed Instru set Mode	nstruct fset Ac 95 (5F te-Orie ctions " for c	tion ddre h). S ente s in deta	operates essing See ed and Indexed ils.
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Offs 1 1 2 Read	led, this in Literal Of never f ≤ 9 5.2.3 "Byted Instruset Mode Q3 Proce Data	nstruct fset Ac 95 (5F te-Orie ctions " for c	tion ddre h). S ente s in deta	operates essing See ed and Indexed ils. Q4 //rite to

INCF	SZ	Increment	f, Skip if 0				
Synta	ax:	INCFSZ f	{,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(f) + 1 $\rightarrow$ de skip if resul					
Statu	s Affected:	None					
Enco	ding:	0011	11da ffi	ff ffff			
Desc	ription:	incremented placed in W placed back If the result which is alru and a NOP i it a two-cyc If 'a' is '0', tl If 'a' is '0', tl GPR bank ( If 'a' is '0' al set is enabl in Indexed I mode when Section 26	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. (default) If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
More	lo.	4		uctans.			
Word		1					
Cycle	es: ycle Activity:	1(2) Note: 3 cyc by a	cles if skip and 2-word instruc	d followed ction.			
Cycle	ycle Activity:	1(2) Note: 3 cyc by a	2-word instruc	d followed ction. Q4			
Cycle	es: ycle Activity:	1(2) Note: 3 cyc by a	2-word instruc	d followed ction.			
Cycle	ycle Activity: Q1 Decode ip:	1(2) Note: 3 cyr by a Q2 Read register 'f'	2-word instruct Q3 Process Data	d followed ction. Q4 Write to destination			
Cycle Q C	ycle Activity: Q1 Decode ip: Q1	1(2) Note: 3 cyr by a Q2 Read register 'f' Q2	2-word instruct Q3 Process Data Q3	Q4 Write to destination			
Cycle Q C	ycle Activity: Q1 Decode ip: Q1 No	1(2) Note: 3 cyr by a Q2 Read register 'f' Q2 No	2-word instruct Q3 Process Data Q3 No	d followed ction. Q4 Write to destination Q4 No			
Cycle Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation	1(2) Note: 3 cyu by a Q2 Read register 'f' Q2 No operation	2-word instruct Q3 Process Data Q3 No operation	Q4 Write to destination			
Cycle Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation	1(2) Note: 3 cyr by a Q2 Read register 'f' Q2 No	2-word instruct Q3 Process Data Q3 No operation	d followed ction. Q4 Write to destination Q4 No			
Cycle Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe	1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in:	2-word instruct Q3 Process Data Q3 No operation struction:	d followed ction. Q4 Write to destination Q4 No operation			
Cycle Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1	1(2) Note: 3 cyr by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2	2-word instruct Q3 Process Data Q3 No operation struction: Q3	d followed ction. Q4 Write to destination Q4 No operation Q4			
Cycle Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No	1(2) Note: 3 cyu by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No	d followed ction. Q4 Write to destination Q4 No operation Q4 No operation No			
Cycle Q C If sk	es: ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation	1(2) Note: 3 cyr by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation	d followed ction. Q4 Write to destination Q4 No operation Q4 No operation			
Cycle Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	1(2) Note: 3 cyr by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	d followed ction. Q4 Write to destination Q4 No operation Q4 No operation No			
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC	1(2) Note: 3 cyd by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation Mo operation HERE NZERO ERO Stion = Address	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	d followed ction. Q4 Write to destination Q4 No operation No operation			
Cycle Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instructio PC After Instructio	1(2) Note: 3 cyd by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation d by 2-word ins Q2 No operation HERE NZERO ZERO tion = Address on = CNT + 1	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	d followed ction. Q4 Write to destination Q4 No operation No operation			
Cycle Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation No operation	1(2) Note: 3 cyd by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation d by 2-word ins Q2 No operation HERE NZERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SERO SER	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	d followed ction. Q4 Write to destination Q4 No operation No operation			

INFS	NZ	Increment	f, Skip if Not (	0				
Synta	ax:	INFSNZ f	{,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1] a ∈ [0,1]					
Oper	ation:	· · ·	(f) + 1 $\rightarrow$ dest, skip if result $\neq$ 0					
Statu	s Affected:	None	None					
Enco	ding:	0100	10da fff	ff ffff				
Desc	ription:	incremented placed in W placed back If the result instruction, discarded a instead, ma instruction. If 'a' is '0', tl If 'a' is '0', tl GPR bank ( If 'a' is '0' a set is enabl in Indexed I mode when Section 26 Bit-Oriente	ts of register 'f d. If 'd' is '0', th '. If 'd' is '1', th ( in register 'f' is not '0', the I which is alreau nd a NOP is ex- king it a two-c he Access Bar he BSR is used (default). Ind the extended ed, this instruct Literal Offset A ever $f \le 95$ (5F .2.3 "Byte-Ori d Instructions at Mode" for	he result is e result is (default). hext dy fetched, is kecuted ycle hk is selected. d to select the ed instruction ction operates addressing Fh). See <b>tented and</b> <b>s in Indexed</b>				
Word	ls:	1						
Cycle	es:		cycles if skip a a 2-word instr					
QC	ycle Activity:							
1	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	Write to destination				
lf sk	ip:	regiotor r	Data	dootmation				
	' Q1	Q2	Q3	Q4				
	No	No	No	No				
			operation	operation				
lf sk	•	d by 2-word in		•				
ļ	Q1	Q2	Q3	Q4				
	No operation	No operation	No operation	No operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>				, 1, 0				
	Before Instruc PC After Instructic	= Address	6 (HERE)					
	REG If REG PC	= REG + 7 ≠ 0;						
	If REG	= 0;	S (NZERO)					
	PC	= Address	(ZERO)					

IORL	ORLW Inclusive OR Literal with W						
Synta	ax:	IORLW k					
Oper	ands:	$0 \le k \le 25$	5				
Oper	ation:	(W) .OR. k	(W) .OR. $k \rightarrow W$				
Statu	s Affected:	N, Z					
Enco	ding:	0000	1001	kkkk	kkkk		
Desc	ription:	The conter eight-bit lit W.			l with the is placed in		
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce Data		Vrite to W		
Exan	nple:	IORLW	35h				
	Refore Instruct	ion					

IORWF	Inclusive C	OR W with f	F	
Syntax:	IORWF f	{,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) .OR. (f)	$\rightarrow$ dest		
Status Affected:	N, Z			
Encoding:	0001	00da :	fff	ffff
	'0', the result is the result is (default). If 'a' is '0', ti If 'a' is '1', ti GPR bank If 'a' is '0' a set is enabl in Indexed I mode when Section 26 Bit-Oriente Literal Offs	placed back he Access I he BSR is u (default). nd the exte ed, this inst Literal Offse ever $f \le 95$ .2.3 "Byte- d Instructi	ck in reg Bank is Ised to Inded in Truction Addre (5Fh). Oriente ons in	gister 'f' selected struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data	-	Vrite to stination
Example: Before Instruc RESULT W	tion	ESULT, 0,	1	

13h 93h

After Instruction RESULT = W =

Before Instruct	ion	
W	=	9Ah
After Instructio	n	
W	=	BFh

LFSF	ર	Load FSR	R			
Synta	ax:	LFSR f, l	ĸ			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$			
Oper	ation:	$k\toFSRf$	$k \rightarrow FSRf$			
Statu	s Affected:	None				
Enco	ding:	1110 1111	1110 0000	00ff k ₇ kkk	k ₁₁ kkk kkkk	
Desc	ription:		The 12-bit literal 'k' is loaded into the File Select Register pointed to by 'f'.			
Word	ls:	2				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k' MSB	Process Data	literal	Vrite 'k' MSB FSRfH	
	Decode	Read literal 'k' LSB	Process Data	Process Write literal Data to FSRfL		

Example:	LFSR	2,	3ABh

After Instruction

FSR2H	=	03h
FSR2L	=	ABh

MOVF	Move f			
Syntax:		d {,a}}		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	, (, u) j		
Operation:	$f \to \text{dest}$			
Status Affected:	N, Z			
Encoding:	0101	00da	ffff	ffff
Words:	a destinatio status of 'd' placed in W placed back Location 'f' 256-byte ba If 'a' is 'o', tt If 'a' is '0', tt If 'a' is '1', tt GPR bank If 'a' is '0' a set is enabl in Indexed I mode when Section 26 Bit-Oriente Literal Offs	. If 'd' is ' /. If 'd' is ' /. If 'd' is ' (default). Ank. Ank Access the BSR i (default). And the ex- ed, this i Literal Of vever $f \leq$ <b>.2.3 "Byted Instru-</b>	0', the res '1', the res ter 'f' (defa nywhere i as Bank is s used to s used to s tended in nstruction fiset Addre 95 (5Fh). te-Oriented ctions in	sult is sult is ault). n the selected. select the struction operates essing See ed and Indexed
	•			
Cycles:	1			
Q Cycle Activity:	00	00		04
Q1 Decode	Q2 Read register 'f'	Q3 Proce Data	ss V	Q4 /rite W
Example: Before Instruc		EG, 0,	0	

<u>xample:</u>	MOVF	REG,	0
Before Instruct	ion		
REG	=	22h	
W	=	FFh	
After Instructio	n		
REG	=	22h	
W	=	22h	

$\begin{array}{llllllllllllllllllllllllllllllllllll$	MOVFF	Move f to	f			
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Syntax:	MOVFF 1	f _s ,f _d			
Status Affected:NoneEncoding: 1st word (source) 2nd word (destin.) $1100$ 1111ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff fff fff fff fff fff fff fff fff fff fff fff fff fff fff fff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff f	Operands:	0				
Encoding: 1st word (source) 2nd word (destin.)1100 ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff d tower enved to destination register 'f_a'. Location of source 'f_s' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f_d' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the	Operation:	$(f_{s}) \rightarrow f_{d}$				
1st word (source)1100ffffffffffffffffffs2nd word (destin.)1111ffffffffffffffffffsDescription:The contents of source register 'fs' are moved to destination register 'fg'. Location of source 'fs' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'fg' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the	Status Affected:	None				
moved to destination register 'f _d '. Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the	1st word (source)				5	
destillation register.	Description:	moved to Location o in the 409 FFFh) and can also b FFFh. Either sou (a useful s MOVFF is p transferrin peripheral buffer or a The MOVF PCL, TOS	destinatio of source " 6-byte dat I location e anywhe rce or des pecial situ particularly g a data n register ( n I/O port F instructi U, TOSH	n register $f_s'$ can be a ta space (( of destinat ere from 0( stination). y useful fo nemory loc such as the ). on cannot or TOSL a	'f _d '. anywhere 200h to tion 'f _d ' 20h to an be W r cation to a e transmit use the	
	Cycles:	2				
Cycles: 2	Q Cycle Activity:					

MOVLB Move Literal to Low Nibble in BSR				
Syntax:	MOVLW I	<		
Operands:	$0 \le k \le 255$	5		
Operation:	$k \to BSR$			
Status Affected:	None			
Encoding:	0000	0001	kkkk	kkkk
Description:	The eight-b Bank Selec of BSR<7:4 regardless	ct Registe 4> always	er (BSR). s remains	The value ' ₀ '
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4
Decode	Read literal 'k'	Proce Data		rite literal ' to BSR
Example:	MOVLB	5		
Before Instruct BSR Reg After Instructio BSR Reg	lister = 02 on			

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2	
Boforo Instruc	stion			

Delote matuction		
REG1	=	33h
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

MOVLW Move Literal to W							
Synta	ax:	MOVLW I	<				
Oper	ands:	$0 \le k \le 255$	5				
Oper	ation:	$k\toW$					
Statu	s Affected:	None	None				
Enco	ding:	0000	1110	) kkkk kkk			
Desc	ription:	The eight-b	The eight-bit literal 'k' is loaded into W.				
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proce	SS	Write to W		
		literal 'k'	Data	a			

Example: MOVLW 5Ah

5Ah

After Instruction

W =

MOVWF	Move W t	o f		
Syntax:	MOVWF	f {,a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Operation:	$(W) \to f$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
Description:	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	5	Q4

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: MOVWF REG, 0

В

Before Instruction				
W	=	4Fh		
REG	=	FFh		
After Instruct	tion			
W	=	4Fh		
REG	=	4Fh		

MULLW			MULWF	Multiply W with f				
Syntax:	MULLW	k		Syntax:	MULWF	f {,a}		
Operands:	$0 \le k \le 255$	$0 \le k \le 255$		Operands:	$0 \le f \le 25$	5		
Operation:	(W) x k $\rightarrow$	PRODH:PROI	DL		a ∈ [0,1]			
Status Affected:	None			Operation:	(W) x (f) –	→ PRODH:PF	RODL	
Encoding:	0000 1101 kkkk kkkk		Status Affected:	None				
Description:	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A zero result is possible but not detected.		Encoding: Description: An unsigned multiplic out between the conte register file location 'f result is stored in the register pair. PRODH high byte. Both W and unchanged. None of the Status fla Note that neither Ovel		led multiplica en the conter e location 'f'. tored in the P air. PRODH c Both W and d. ne Status flag	ents of W and the ". The 16-bit PRODH:PRODL contains the d 'f' are ags are affected.		
Words:	1					possible in this operation. A z		
Cycles:	1					ossible but no , the Access I		əd.
Q Cycle Activity:	•					If 'a' is '1', the		used
Q1	Q2	Q3	Q4			he GPR bank		,
Decode <u>Example:</u> Befere Instruct	Read literal 'k' MULLW	Process Data 0C4h	Write registers PRODH: PRODL		If 'a' is '0' and the extended instruct set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offs Mode" for details.			et 3 ed
Before Instruc W	= E2	2h		Words:	1			
PRODH PRODL	= ? = ?			Cycles:	1			
After Instructi W PRODH	on = E2	2h Dh		Q Cycle Activity:	Q2	Q3	Q	14
PRODL	= 08			Decode	Read register 'f'	Process Data	Wri regis PRO PRC	ters DH:
				Example: Before Instruc W REG PRODH PRODL	= C4 = B5			

=

= = = C4h B5h 8Ah 94h

After Instruction

REG PRODH PRODL

W

NEGF	Negate f			
Syntax:	NEGF f	{,a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$(\overline{f}) + 1 \to f$			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0110	110a	ffff	ffff
Description:	0110110affffffffLocation 'f' is negated using two's complement. The result is placed in the data memory location 'f'.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction 			
Words:	1			

NOP	NOP No Operation					
Synta	ax:	NOP				
Oper	ands:	nds: None				
Oper	ation:	No operati	on			
Status Affected:		None				
Encoding:		0000				
Desc	ription:	No operation.				
Word	ls:	1	1			
Cycle	es:	1	1			
QC	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	No	No		No	
		operation	operat	tion	operation	

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example:

NEGF REG, 1

1

Before Instruction REG 0011 1010 **[3Ah]** = After Instruction

REG 1100 0110 **[C6h]** =

© 2007 Microchip Technology Inc.

РОР	Рор Тор о	f Return St	ack		
Syntax:	POP				
Operands:	None				
Operation:	$(TOS) \rightarrow bi$	it bucket			
Status Affected:	None				
Encoding:	0000	0000	0000	0110	
Description: The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value tha was pushed onto the return stack. This instruction is provided to enable the user to properly manage the retu stack to incorporate a software stack					
Words:	1	1			
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	No operation	Pop TOS value		No eration	
Example:	POP GOTO	NEW			
Before Instruction TOS Stack (1 level down)			81A2h 1332h		
After Instructi TOS PC	on	= 014 = NE	1332h W		

PUSH		Push Top	Push Top of Return Stack				
Syntax	x:	PUSH	PUSH				
Opera	nds:	None					
Opera	tion:	$(PC$ + 2) $\rightarrow$	TOS				
Status	Affected:	None					
Encod	ling:	0000	0000	000	0	0101	
Descri	iption:	the return s value is pus This instruc software st	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.				
Words:		1					
Cycles	3:	1					
Q Cy	cle Activity:						
_	Q1	Q2	Q3			Q4	
	Decode	Push PC + 2 onto return stack	N opera	-	ор	No eration	
<u>Examp</u>	<u>ole:</u>	PUSH					
В	Before Instruc	tion					
TOS PC After Instruction PC TOS Stack (1 lev			= =	345Ah 0124h			
		on level down)	= = =	0126h 0126h 345Ah			

RCALL	Relative Call			
Syntax:	RCALL n			
Operands:	-1024 ≤ n ≤ 1023			
Operation:	$\begin{array}{l} (PC) + 2 \rightarrow TOS, \\ (PC) + 2 + 2n \rightarrow PC \end{array}$			
Status Affected:	None			
Encoding:	1101 1nnn nnnn nr			
Description:	11011nnnnnnnnnnnSubroutine call with a jump up to 1Kfrom the current location. First, returnaddress (PC + 2) is pushed onto thestack. Then, add the 2's complementnumber '2n' to the PC. Since the PC willhave incremented to fetch the nextinstruction, the new address will bePC + 2 + 2n. This instruction is atwo-cycle instruction.			
Words:	1			
Cycles:	2			

Q Cycle Activity:

_	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
		Push PC to stack		
	No	No	No	No
	operation	operation	operation	operation

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset				
Synta	ax:	RESET				
Oper	ands:	None				
Oper	ation:	Reset all re affected by	°		-	at are
Statu	s Affected:	All				
Enco	ding:	0000	0000	111	1	1111
Desc	ription:	This instru execute a				•
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Start	No			No
		Reset	operat	ion	ор	eration

Example: RESET

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

© 2007 Microchip Technology Inc.

RETFIE	Return fro	m Interrupt		RET	LW	Return Lite	eral to W	
Syntax:	RETFIE {	5}		Synt	ax:	RETLW k		
Operands:	s ∈ [0,1]			Ope	rands:	$0 \le k \le 255$		
Operation:	$(TOS) \rightarrow P$ 1 $\rightarrow$ GIE/G if s = 1	C, IEH or PEIE/0	GIEL,	Ope	ration:	$k \rightarrow W$ , (TOS) $\rightarrow P$ PCLATU, P	C, CLATH are 1	unchanged
	$(WS) \rightarrow W,$			Statu	us Affected:	None		
	(STATUSS) (BSRS) $\rightarrow$	$\rightarrow$ STATUS, BSR.		Enco	oding:	0000	1100 k	kkk kkkk
	· · · ·	CLATH are u	nchanged	Desc	cription:	W is loaded	d with the eig	ht-bit literal 'k'.
Status Affected:	GIE/GIEH,	PEIE/GIEL.						loaded from the
Encoding:	0000	0000 00	01 000s			•	tack (the retu ddress latch	urn address). (PCLATH)
Description:	Return from	n interrupt. Sta	ack is popped			remains un		(1 02, (11))
	•	Stack (TOS) i		Word	ds:	1		
		errupts are en er the high or		Cycl	es:	2		
	global inter	rupt enable bi	t. If 's' = 1, the	QC	Cycle Activity:			
		the shadow r and BSRS are	•		Q1	Q2	Q3	Q4
	their corres STATUS ar	ponding regis	ters, W, = 0, no update		Decode	Read literal 'k'	Process Data	Pop PC from stack, Write to W
Words:	1		(deladit).		No	No	No	No
Cycles:	2				operation	operation	operation	operation
Q Cycle Activity:	2			<b>F</b>				
Q Cycle Activity. Q1	Q2	Q3	Q4		<u>mple:</u>			
Decode	No operation	No operation	Pop PC from stack Set GIEH or GIEL			; W conta: ; offset ; W now ha ; table va	value as	
No	No	No	No	TAB	: LE			
operation	operation	operation	operation		ADDWF PCL RETLW k0	; W = off: ; Begin ta		
Example:	RETFIE	1			RETLW k1	;		
After Interrup PC W BSR STATU:		= TOS = WS = BSRS = STAT			: RETLW kn Before Instruc	; End of t	table	
GIE/GII	EH, PEIE/GIEL	= 1			W	= 07h		
					After Instructio W	on = value of	f kn	

# PIC18F2455/2550/4455/4550

RET	URN	Return from Subroutine					
Synta	ax:	RETURN	{s}				
Oper	ands:	s ∈ [0,1]					
Oper	ation:	$\begin{array}{l} (\text{TOS}) \rightarrow P \\ \text{if s} = 1 \\ (\text{WS}) \rightarrow W \\ (\text{STATUSS} \\ (\text{BSRS}) \rightarrow \\ \text{PCLATU, F} \end{array}$	, ) → STA BSR,		nanged		
Statu	s Affected:	None					
Enco	ding:	0000	0000	0001	001s		
Desc	ription:	Return from popped an is loaded in 's'= 1, the of registers W loaded into registers, V 's' = 0, no v occurs (det	d the top nto the pr contents /S, STAT their con V, STATU	of the store of the store of the short of th	tack (TOS) counter. If nadow d BSRS are ling 3SR. If		
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	No operation	Proce Dat		Pop PC from stack		
	No operation	No operation	No opera		No operation		
<u>Exan</u>	nple:	RETURN					

d ∈ a ∈ (f <n (f&lt;7 (C)</n 	$\begin{array}{ll} CF & f \\ f \leq 255\\ [0,1]\\ [0,1]\\ [0,1]\\ \rightarrow c \\ (>) \rightarrow c \\ (>) \rightarrow c \end{array}$		,a}}			
d ∈ a ∈ (f <n (f&lt;7 (C)</n 	[0,1] [0,1] □>) → 0					
(f<7 (C)						
<u> </u>	$\rightarrow$ des	С,	n + 1	>,		
C, 1	N, Z					
0	011	010	da	fff	f	ffff
one flag W. In re If 'a sele Sele If 'a set ope Ado f ≤ § <b>"By</b>	bit to 1 . If 'd' is egister ' is '0', ected. I ect the ' is '0' a is enab rates in dressin. 95 (5Fh <b>rte-Orie</b> tructio	the le s '0', '1', tl 'f' (d the / f 'a' is GPR and t oled, n Ind g mo n). Se enten	eft thri the r he re efaul Acces s '1', l ban he ey this i exed de w ee Se d and Inde ils.	ough esult is sult is t). ss Ba the B k (def ctende Litera henevection I Bit-O exed I	the is pl sto sto sR i ault) ed in ction al Oi ver 26. Drie Liter	Carry laced in red back s used to struction ffset 2.3 nted
1						
1						
C	22	_	Q3			Q4
		P				Vrite to stination
RL	CF		REG,	Ο,	0	
ion						
= :		0110	)			
= :	1100					
	The one flag W. If 'a sele sele sele sele f 'a sele f 'a sele f 'a sele f 'a sele f 'a sele f 'a sele f 'a sele f 'a sele sele f a g W. (f 'a sele sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele f a sele sele s sele s sele s sele s sele s sele s sele s s sele s s sele s s s s	one bit to flag. If 'd' is in register If 'a' is '0', selected. I select the If 'a' is '0' a set is enal operates in Addressin $f \le 95$ (5FF "Byte-Orie Instructio Mode" for C 1 1 2 Read register 'f' RLCF ion = 1110 = 0 n = 1110	The contents o one bit to the leftlag. If 'd' is 'o', W. If 'd' is '1, the in register 'f' (d If 'a' is 'o', the / selected. If 'a' is select the GPR If 'a' is 'o' and t set is enabled, operates in Ind Addressing mo f $\leq$ 95 (5Fh). Se "Byte-Oriented Instructions in Mode" for deta Q2 Read P register 'f' RLCF Instruct of the RLCF Read P register 'f' RLCF Intro 0110 = 0 n = 1110 0110	The contents of regi one bit to the left thr flag. If 'd' is 'o', the r W. If 'd' is '1', the re in register 'f' (defaul If 'a' is 'o', the Access selected. If 'a' is '1', select the GPR ban If 'a' is 'o' and the ex- set is enabled, this i operates in Indexed Addressing mode w f $\leq$ 95 (5Fh). See Se "Byte-Oriented and Instructions in Inde Mode" for details. C register 'f' Data Read Proces register 'f' Data RLCF REG, ion = 1110 0110 = 0 n = 1110 0110	The contents of register 'f one bit to the left through flag. If 'd' is '0', the result W. If 'd' is '1', the result is in register 'f' (default). If 'a' is '0', the Access Ba selected. If 'a' is '1', the B select the GPR bank (def If 'a' is '0' and the extende set is enabled, this instruct operates in Indexed Litera Addressing mode whenever $f \le 95$ (5Fh). See Section "Byte-Oriented and Bit-C Instructions in Indexed I Mode" for details. C register 1 1 2 2 2 3 Read register 'f' Data RLCF REG, 0, ion = 1110 0110 = 0 n = 1110 0110 = 1100 1100	The contents of register 'f' are one bit to the left through the flag. If 'd' is 'o', the result is pl W. If 'd' is '1', the result is sto in register 'f' (default). If 'a' is 'o', the Access Bank is selected. If 'a' is '1', the BSR is select the GPR bank (default) If 'a' is 'o' and the extended in set is enabled, this instruction operates in Indexed Literal Of Addressing mode whenever $f \le 95$ (5Fh). See Section 26 "Byte-Oriented and Bit-Orien Instructions in Indexed Liter Mode" for details. C register f 1 1 2 2 2 Q3 Read Process W register 'f' Data des RLCF REG, 0, 0 ion = 1110 0110 = 0 n = 1110 0110 = 1100 1100

After Instruction: PC = TOS

RLN	CF	Rotate Let	ft f (No Carry)	)	RRCF	Rotate Rig	ht f through	Carry
Synt	ax:	RLNCF	f {,d {,a}}		Syntax:	RRCF f{	d {,a}}	
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
•	ration:	$(f < 7 >) \rightarrow d$	lest <n +="" 1="">, lest&lt;0&gt;</n>		Operation:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow dest$	,	
	is Affected:	N, Z			Status Affected:	(c) / 2001 C, N, Z		
Enco	oding:	0100	01da ff	ff ffff				
Desc	cription:		nts of register he left. If 'd' is		Encoding: Description:	0011		ff fff
		stored bac If 'a' is '0', 1 If 'a' is '1', 1 GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 20 Bit-Oriente	the BSR is use (default). and the extend led, this instru Literal Offset never $f \le 95$ (5 5.2.3 "Byte-O	(default). nk is selected. d to select the ded instruction ction operates Addressing JFh). See <b>riented and</b> <b>hs in Indexed</b> details.		one bit to th flag. If 'd' is If 'd' is '1', t register 'f' ( If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 26 Bit-Oriente	the right through '0', the result he result is pl default). he Access Ba he BSR is use (default). nd the extend led, this instru- Literal Offset hever $f \le 95$ (5 <b>.2.3 "Byte-O</b>	gh the Carry is placed in W. laced back in ank is selected. ed to select the ded instruction laction operates Addressing 5Fh). See riented and ns in Indexed
Word	ds:	1				<b>−</b> C	registe	er f 🗕 🕨
Cycl	es:	1						
QC	cycle Activity:				Words:	1		
	Q1	Q2	Q3	Q4	Cycles:	1		
	Decode	Read	Process	Write to	Q Cycle Activity:			
		register 'f'	Data	destination	Q1	Q2	Q3	Q4
					Decode	Read	Process	Write to
Exar	<u>nple:</u>	RLNCF	REG, 1,	0		register 'f'	Data	destination
	Before Instruc	tion						
	REG	= 1010 1	011		Example:	RRCF	REG, 0,	0
	After Instruction	on			Before Instru	ction		
	REG	= 0101 0	0111		REG C	= 1110 0 = 0	0110	
					After Instruct	ion		
					REG W	= 1110 ( = 0111 (		

RRN	ICF	Rotate R	ight f (No C	Carry)	
Synt	ax:	RRNCF	f {,d {,a}}		
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Ope	ration:	$(f) \rightarrow$ $(f<0>) \rightarrow$	dest <n 1="" –=""> dest&lt;7&gt;</n>	>,	
Statu	us Affected:	N, Z			
Enco	oding:	0100	00da	ffff	f ffff
Desc	cription:	one bit to is placed by laced by lf 'a' is '0 selected, is '1', the per the E If 'a' is '0 set is end in Indexe mode wh Section Bit-Orien	in W. If 'd' is ack in regista ', the Access overriding the n the bank w SR value (d ' and the ext	'd' is ' s '1', tl er 'f' (c s Bank he BSI will be lefault) tendec astructi set Ad 95 (5FF <b>e-Orie</b> <b>ctions</b>	o', the result he result is default). k will be R value. If 'a' selected as ). d instruction ion operates ddressing h). See ented and in Indexed
		Γ	► reg	gister f	
Wore	ds:	1	→ reg	gister f	
Word Cycl		[ 1 1	► reg	gister f	
Cycl			→ reg	gister f	
Cycl	es:			gister f	Q4
Cycl	es: Cycle Activity:	1		s	
Cycl Q C	es: Cycle Activity: Q1	1 Q2 Read	Q3 Proces	SS 1	Q4 Write to
Cycl Q C	es: Cycle Activity: Q1 Decode <u>mple 1:</u> Before Instruc REG	1 Q2 Read register 'f' RRNCF tion = 1101	Q3 Proces Data REG, 1,	SS 1	Q4 Write to
Cycl Q C	es: Cycle Activity: Q1 Decode <u>nple 1:</u> Before Instruc	1 Q2 Read register ff RRNCF tion = 1101 on	Q3 Proces Data REG, 1,	SS 1	Q4 Write to
Cycl Q C <u>Exar</u>	es: Cycle Activity: Q1 Decode <u>mple 1:</u> Before Instruction REG After Instruction	Q2       Read       register ff       RRNCF       tion       =     1101       on       =     1110	Q3 Proces Data REG, 1, 0111	ss ,	Q4 Write to
Cycl Q C <u>Exar</u>	es: Cycle Activity: Q1 Decode mple 1: Before Instruc REG After Instructio REG	Q2           Read           register 'f'           RRNCF           tion           =         1101           on           =         1110           RRNCF           tion           =         1101           RRNCF           tion           =         1110           RRNCF           tion           =         1101	Q3 Proces Data REG, 1, 0111 1011	ss ,	Q4 Write to

SETF	Set f			
Syntax:	SETF f{,	a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$FFh\tof$			
Status Affected:	None			
Encoding:	0110	100a i	fff	ffff
	If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 26 Bit-Oriente	the Access I the BSR is u	nded in truction et Addre (5Fh). S Oriente ons in	select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data		Write gister 'f'
Example: Before Instruc REG	SETF tion = 5A	REG,∷	1	
After Instructic REG	n = FF	ħ		

I If WDT causes wake-up, this bit is cleared.Example 1: SUBFWBSUBFWBREG, 1, 0 Before Instruction REG REG REG REG REG REG REG $M$ $= 2$ C C $= 1$ After Instruction REG Z C REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG REG <b< th=""><th>SLEEP</th><th>Enter Slee</th><th>ep mode</th><th></th><th>SUBFWB</th><th>Subtract</th><th>f from W with</th><th>Borrow</th></b<>	SLEEP	Enter Slee	ep mode		SUBFWB	Subtract	f from W with	Borrow
Operation:       Oh → WDT       0 → WDT       a ∈ [0,1]         0 → PD       Status Affected:       N, OV, C, DC, Z         Encoding:       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Syntax:	SLEEP			Syntax:	SUBFWE	f {,d {,a}}	
yound and the set of	Operands:	None			Operands:	0 ≤ f ≤ 255	5	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Operation:	$00h \rightarrow WE$	DT,					
Status Affected: TO, PD Escoding: 0000 0000 0011 Description: The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped. Nords: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode No Process G oto TO Data Sleep Example: SLEEP Before Instruction TO D = 1 ↑ PD = 0 ↑ If WDT causes wake-up, this bit is cleared. TI WDT causes wake-up, this bit is cleared. ↑ If If WDT causes wake-up, this bit is cleared. ↑ If WDT causes Wake-up, this bit is cleared			postscaler,					
Status Affected: $\overline{TO}, \overline{PD}$ Encoding: $0000 0000 0011$ Description:The Power-Down status bit (PD) is is set. Watchdg Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.Subtract register if and Carry flag (borrow) from W (2's complement method). If d'is '0', the Access Bank is selected. If a' is '0' and the extended instruction operation DataQC cycle Activity: Q1Q2Q3Q4Q Cycle Activity: Q1Q2Q3Q4Decode operationDataSleepStatus PDSLEEPWords: TO = ? PD = ?1Before Instruction TO = 1 f PD = 001Q2Q3TO = 1 f PD = 0Q1Q2Q3t If WDT causes wake-up, this bit is cleared.Q1Q2Q3t If WDT causes wake-up, this bit is cleared.Q1Q2Q3 </td <td></td> <td></td> <td></td> <td></td> <td>·</td> <td></td> <td></td> <td></td>					·			
Encoding: $1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2$	Status Affected							
Description: The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Time-and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped. Words: 1 Q  Cycle Activity: $Q 1 \qquad Q2 \qquad Q3 \qquad Q4$ $\boxed{\text{Decode} \qquad No \qquad \text{Process} \qquad \text{Go to} \\ \hline{\text{Decode} \qquad \text{Operation} \qquad \text{Process} \qquad \text{Go to} \\ \hline{\text{Decode} \qquad \text{Operation} \qquad \text{Process} \qquad \text{Go to} \\ \hline{\text{Decode} \qquad \text{Operation} \qquad \text{Process} \qquad \text{Go to} \\ \hline{\text{TO} = ? \\ \overrightarrow{\text{PD} = ? } \\ Atter instruction \\ \hline{\text{TO} = 1 \\ \overrightarrow{\text{PD} = 0} \\ t  \text{If WDT causes wake-up, this bit is cleared.} \\ t  \text{If WDT causes wake-up, this bit is cleared.} \\ \hline{\text{H WDT causes wake-up, this bit is cleared.} \\ t  \text{If WDT causes wake-up, this bit is cleared.} \\ t  \text{If WDT causes wake-up, this bit is cleared.} \\ t  \text{If WDT causes wake-up, this bit is cleared.} \\ \hline{\text{To Decode} = 1 \\ W = 2 \\ C = 0 \\ N = 1 \\ Z = 0 \\ C = 1 \\ After Instruction \\ REG = 1 \\ Z = 0 \\ N = 1 \\ Z = 0 \\ N = 1 \\ Z = 0 \\ C = 1 \\ After Instruction \\ REG = 1 \\ Z = 0 \\ N = 1 \\ Z = 0 \\ N = 1 \\ Z = 0 \\ C = $			0000 000	0 0011	6			
words: 1 Cycles: 1 Q Cycle Activity: Q1 $Q2$ $Q3$ $Q4Decode$ $No$ $Process$ $Go toDecode$ $Qoperation$ $Data$ $SleepExample: SLEEPBefore InstructionTO = 7PD = 0T = 0$ ( $FT$ ). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Q Cycle Activity: Q1 $Q2$ $Q3$ $Q4Decode$ $Read$ $Process$ $Write to Q Cycle Activity:Q Cycle Activity:$	Ū	The Power cleared. Th is set. Wat postscaler The proces	r-Down status he Time-out sta chdog Timer a are cleared. ssor is put into	bit (PD) is atus bit (TO) and its	Description:	(borrow) f method). I in W. If 'd' register 'f' If 'a' is 'o', selected.	rom W (2's co f 'd' is '0', the f is '1', the res (default). the Access E If 'a' is '1', the	mplement result is stored ult is stored in eank is BSR is used
Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 addressing mode whenever f \$95 (5Fh). See Section 26.2.3 "Bythe-Driented and Bit-Oriented Instructions in Indexed Literal Offset Addressing mode whenever f \$95 (5Fh). See Section 26.2.3 "Bythe-Driented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 $addressing mode whenever f $95 (5Fh). See Section 26.2.3 "Bythe-Driented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 addressing mode whenever f $95 (5Fh). See Section 26.2.3 "Bythe-Driented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 addressing references where the section of the sec$	Words:	1						
ConstructionAddressing mode whenever f≤95 (5Fh). See Section 26.23 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offse Mode" for details.Example:SLEEPWords:1Before Instruction TO = 1 ↑ PD = 00Cycle Activity:After Instruction TO = 1 ↑ PD = 0QQ3Q4I (WDT causes wake-up, this bit is cleared.Cycle Activity:Q1Q2Q3Q1 (Q2Q3Q4Q4Q2Q3Q4I (WDT causes wake-up, this bit is cleared.Cycle Activity:Q1Q2Q3Q4I (WDT causes wake-up, this bit is cleared.Cycle Activity:SUBFWBREG, 1, 0Before InstructionREG=TTM (W)Cycle (Structure)REG=TI (W)Cycle (Structure)REG=TI (W)Cycle (Structure)REG=TI (W)Cycle (Structure)REG=TI (W)Cycle (Structure)REG=T<	Cycles:	1						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Q Cycle Activity:					•		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Q1	Q2	Q3	Q4			-	
Example:SLEEPMode" for details.Before Instruction $\overrightarrow{TO} = ?$ $\overrightarrow{PD} = ?$ After Instruction $\overrightarrow{TO} = 1 \uparrow$ $\overrightarrow{PD} = 0$ Vords:11 WDT causes wake-up, this bit is cleared.Q1Q2Q3Q4 $\overrightarrow{Decode}$ $\overrightarrow{Read}$ $\overrightarrow{Process}$ $\overrightarrow{Vrite to}$ $\overrightarrow{destination}$ t If WDT causes wake-up, this bit is cleared. $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t If WDT causes wake-up, this bit is cleared. $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t If WDT causes wake-up, this bit is cleared. $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t If WDT causes wake-up, this bit is cleared. $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 2 C $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 1 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 1 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 1 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 1 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 1 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 1 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 2 C $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 2 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 2 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ t M = 2 $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$ $\overrightarrow{O}$	Decode	-						
Example:SLEEPWords:1 $\overrightarrow{IO} = ?$ $\overrightarrow{PD} = ?$ Qycles:1After instruction $\overrightarrow{IO} = 1 \uparrow$ $\overrightarrow{PD} = 0$ Q1Q2Q3Q4 $\overrightarrow{IO} = 1 \uparrow$ $\overrightarrow{PD} = 0$ † If WDT causes wake-up, this bit is cleared. $\overrightarrow{IO} = 1 \uparrow$ $\overrightarrow{PD} = 0$ $\overrightarrow{IO} = 2 \oplus 2$		operation	Data	Sleep				Literal Offset
Before Instruction $ \frac{TO}{PD} = ? $ After Instruction $ \frac{TO}{PD} = 0 $ $ \uparrow If WDT causes wake-up, this bit is cleared. $ $ \uparrow If WDT causes wake-up, this bit is cleared. $ $ \uparrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is cleared. $ $ \downarrow If WDT causes wake-up, this bit is clear$	Example:	SI.FFD			\Marda.		details.	
$\frac{\overline{\text{IO}}}{\text{PD}} = ?$ After Instruction $\frac{\overline{\text{TO}}}{\overline{\text{PD}}} = 0$ $\frac{1}{\text{PD}} = 0$ $\frac{1}{\text{F}} \text{If WDT causes wake-up, this bit is cleared.}$ $\frac{\text{Q1}}{\text{PD}} = 0$ $\frac{\text{Q2}}{\text{Q3}} \frac{\text{Q4}}{\text{Q4}}$ $\frac{\text{Q1}}{\frac{\text{Q2}}{\text{Q3}} \frac{\text{Q3}}{\text{Q4}}}$ $\frac{\text{Q1}}{\frac{\text{Q2}}{\frac{\text{Q3}}{\text{Q3}} \frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q1}}{\frac{\text{Q2}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q1}}{\frac{\text{Q2}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q1}}{\frac{\text{Q2}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q1}}{\frac{\text{Q2}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q1}}{\frac{\text{Q2}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q4}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{\text{Q3}}{\frac{Q3}}{\frac{Q3}}{\frac{Q3}}{\frac{Q3}}{\frac{Q3}}{\frac{Q3}}{\frac{Q3}}{\frac{Q3}}{\frac{Q3}}{Q3$								
After Instruction $\frac{Q1}{PD} = \frac{1}{2} + \frac{1}{PD} = 0$ $\frac{Q1}{PD} = 0$ $\frac{Q2}{Q3} = \frac{Q4}{Q4}$ $\frac{Q2}{Q3} = \frac{Q4}{Q4}$ $\frac{Q2}{Q3} = \frac{Q4}{Q4}$ $\frac{Q4}{Q2} = \frac{Q3}{Q4} = \frac{Q4}{Q2}$ $\frac{Q3}{Q4} = \frac{Q4}{Q}$ $\frac{Q}{Q} = \frac{Q}{Q}$ $\frac$					-	1		
$\frac{ \mathbf{L}  _{\mathbf{F}}  \mathbf{L}  _{\mathbf{F}}  \mathbf{D}  _{\mathbf{F}} = 0}{ \mathbf{T}  _{\mathbf{F}}  \mathbf{D}  _{\mathbf{F}} = 0}$ $\frac{ \mathbf{L}  _{\mathbf{F}}  $	PD =	?				00	00	04
$\frac{1}{PD} = 0$ $\frac{1}$								Т
† If WDT causes wake-up, this bit is cleared. Example 1: SUBFWB REG, 1, 0 Before Instruction $REG = 3$ $W = 2$ $C = 1$ After Instruction $REG = FF$ $W = 2$ $C = 0$ $Z = 0$ $N = 1 ; result is negative$ $Example 2: SUBFWB REG, 0, 0$ Before Instruction $REG = 2$ $W = 5$ $C = 1$ After Instruction $REG = 2$ $W = 3$ $C = 1$ $Z = 0$ $N = 0 ; result is positive$ $Example 3: SUBFWB REG, 1, 0$ Before Instruction $REG = 1$ $W = 2$ $C = 0$ $REG = 1$ $W = 2$ $C = 0$ $REG = 1$ $W = 2$ $C = 0$ $REG = 1$ $W = 2$ $C = 0$		•			Decode			destination
$\begin{array}{rcl} REG &= & 0 \\ W &= & 2 \end{array}$	† If WDT causes v	wake-up, this b	bit is cleared.		Before Instru REG W C After Instruct REG W C Z N Example 2: Before Instru REG W C After Instruct REG W C Z N Example 3: Before Instru REG W C After Instruct REG	$\begin{array}{c} \text{ction} \\ = & 3 \\ = & 2 \\ = & 1 \\ \text{ion} \\ = & FF \\ = & 2 \\ = & 0 \\ = & 0 \\ = & 0 \\ \text{SUBFWB} \\ \text{ction} \\ = & 2 \\ = & 1 \\ = & 0 \\ = & 3 \\ = & 1 \\ = & 0 \\ = & 3 \\ = & 1 \\ = & 0 \\ \text{SUBFWB} \\ \text{ction} \\ = & 1 \\ = & 0 \\ \text{SUBFWB} \\ \text{ction} \\ = & 1 \\ = & 0 \\ = & 0 \\ \text{ion} \\ = & 0 \\ = & 0 \end{array}$	sult is negativ REG, 0, 1	re D

SUB	LW	S	Subtract	W from L	itera	I	
Synt	ax:	S	SUBLW	k			
Ope	rands:	0	$\leq k \leq 2k$	55			
Ope	ration:	k	– (W) –	→ W			
Statu	us Affected:	Ν	I, OV, C	, DC, Z			
Enco	oding:	Γ	0000	1000	kk}	ck	kkkk
Desc	cription			tracted fro The resul			
Wor	ds:	1					
Cycl	es:	1					
QC	Cycle Activity:						
	Q1		Q2	Q3			Q4
	Decode	-	Read eral 'k'	Proce Data		W	rite to W
<u>Exar</u>	<u>mple 1:</u>	S	UBLW	02h			
	Before Instruc W C After Instructio W C Z N	=	01h ? 01h 1 0 0	; result is p	oositiv	/e	
Exar	mple 2:	S	UBLW	02h			
	Before Instruc W C After Instructio	= = on =	02h ? 00h	recult in T			
	C Z N	= = =	1 ; 1 0	result is z	ero		
<u>Exar</u>	<u>mple 3:</u>	S	UBLW	02h			
	Before Instruc W C After Instructio W C Z N	= =	03h ? FFh 0 1	; (2's com ; result is r	pleme negati	ent) ve	

SUBWF	Subtract	W from f	
Syntax:	SUBWF	f {,d {,a}}	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5	
Operation:	(f) – (W) -	$\rightarrow$ dest	
Status Affected:	N, OV, C,	DC, Z	
Encoding:	0101	11da ff	ff ffff
Description:	complement result is s result is s (default). If 'a' is 'o' selected. to select t If 'a' is 'o' set is enal operates Addressin $f \le 95$ (5F " <b>Byte-Or</b>	W from register ent method). If tored in W. If 'c tored back in re , the Access Ba If 'a' is '1', the the GPR bank i and the extend ibled, this instru- in Indexed Lite ng mode whene 'h). See Section iented and Bit- ons in Indexed r details.	'd' is '0', the d' is '1', the egister 'f' ank is BSR is used (default). ed instruction uction ral Offset ever n 26.2.3 Oriented
Words:	1		
Cycles:	1		
Q Cycle Activity:	·		
Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination
Example 1:	SUBWF	REG, 1, 0	
Before Instruct REG	tion = 3		
W	= 3 = 2 = ?		
C After Instructio			
REG	= 1		
W	0		
z	= 2	ecult is positive	
	= 1 ; r = 0	esult is positive	9
Ν	= 1 ; r = 0 = 0	·	9
N <u>Example 2:</u>	= 1 ; r = 0 = 0 SUBWF	result is positive	9
Ν	= 1 ; r = 0 = 0 SUBWF	·	•
N Example 2: Before Instruct REG W	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2	·	3
N Example 2: Before Instruct REG	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ?	·	2
N <u>Example 2:</u> Before Instruct REG W C After Instructio REG	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2	·	3
N <u>Example 2:</u> Before Instruct REG W C After Instruction REG W C	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2 = 0	·	3
N <u>Example 2:</u> Before Instruct REG W C After Instructio REG W	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2 = 0 = 1 ; r = 1	REG, 0, 0	2
N <u>Example 2:</u> Before Instruct REG W C After Instruction REG W C Z N	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2 = ? on = 1 ; r = 1 = 0	REG, 0, 0	•
N Example 2: Before Instruct REG W C After Instruction REG W C Z N Example 3:	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2 = ? on = 1 ; r = 0 SUBWF	REG, 0, 0	3
N Example 2: Before Instruct REG W C After Instruction REG W C Z N Example 3: Before Instruct REG	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = 2 = ? on = 1 ; r = 0 SUBWF tion = 1	REG, 0, 0	3
N Example 2: Before Instruct REG W C After Instruction REG W C Z N Example 3: Before Instruct	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2 = ? on = 1 ; r = 0 SUBWF	REG, 0, 0	2
N Example 2: Before Instruct REG W C After Instructio REG W C Z N Example 3: Before Instruct REG W C After Instructio	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2 = ? on = 1 ; r = 0 SUBWF tion = 1 = 2 = ? on	REG, 0, 0 result is zero REG, 1, 0	
N Example 2: Before Instruct REG W C After Instruction REG W C Z N Example 3: Before Instruct REG W C	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? on = 2 = ? on = 1 ; r = 0 SUBWF tion = 1 = 2 = ? on	REG, 0, 0	
N Example 2: Before Instruct REG W C After Instruction REG W C Z N Example 3: Before Instruct REG W C After Instruction REG M C After Instruction REG M C C After Instruction REG M C C After Instruction REG M C	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = ? m = 2 = ? m = 1 ; r = 1 = 0 SUBWF tion = 1 ; r = 2 = ? m = 1 ; r = 0 = 1 ; r = 0 = 0 ; r = 0 = 0 ; r = 0 = 0 ; r = 0 = 0 ; r = 0 ; r ; r ; r ; r ; r ; r ; r ; r ; r ;	REG, 0, 0 result is zero REG, 1, 0	t)
N Example 2: Before Instruct REG W C After Instruction REG W Example 3: Before Instruct REG W C After Instruction REG W C	= 1 ; r = 0 = 0 SUBWF tion = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 1 ; r = 1 = 0 SUBWF tion = 1 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2	REG, 0, 0 result is zero REG, 1, 0 2's complemen	t)

$0 \le 1$ $d \in$ $a \in$ (f) - N, C 0 Sub from meth in W in re If 'a' GPF	$f \le 255$ [0,1] [0,1] (W) - ( V, C, C tract W n register hod). If '. If 'd' is egister ' is '0', t is '1', t	10dafffand the Carryer 'f' (2's compl'd' is '0', the results'1', the resultf' (default).	flag (borrow) lement esult is stored		
$d \in a \in (f) - N, C$ O O O O O O O O	[0,1] [0,1] (W) - ( 0V, C, C 101 tract W n register hod). If '. If 'd' is egister '' is '0', t is '1', t	DC, Z 10da fff and the Carry er f' (2's compl 'd' is '0', the result f' (default).	flag (borrow) lement esult is stored		
(f) – N, C Sub from mett in W in ret If 'a' GPF	(W) – ( DV, C, E 101 tract W n registe hod). If '. If 'd' is egister '. is '0', t is '1', t	DC, Z 10da fff and the Carry er f' (2's compl 'd' is '0', the result f' (default).	flag (borrow) lement esult is stored		
N, C O Sub from mettl in W in re If 'a' GPF	DV, C, C 101 tract W register hod). If 4. If 'd' is ogister is '0', t is '1', t	DC, Z 10da fff and the Carry er f' (2's compl 'd' is '0', the result f' (default).	flag (borrow) lement esult is stored		
0: Sub from metil in W in re If 'a' GPF	tract W registe hod). If /. If 'd' is egister ' is '0', t is '1', t	10dafffand the Carryer 'f' (2's compl'd' is '0', the results'1', the resultf' (default).	flag (borrow) lement esult is stored		
Sub from metil in W in re If 'a' GPF	tract W n registe hod). If 2. If 'd' is 2. If 'd' is	and the Carry er 'f' (2's compl 'd' is '0', the re s '1', the result f' (default).	flag (borrow) lement esult is stored		
from meth in W in re If 'a' GPF	n registe hod). If /. If 'd' is egister ' is '0', t is '1', t	er 'f' (2's compl 'd' is '0', the res s '1', the result f' (default).	lement sult is stored		
from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
1					
(	Q2	Q3	Q4		
		Process	Write to		
			destination		
	BMLR	REG, I, U			
= = =	19h 0Dh 1				
=	0Dh 1				
=	ŏ	; result is p	ositive		
	IBWFB	REG, 0, 0			
ion = = =	1Bh 1Ah 0		11) 10)		
n = =	1Bh 00h 1	(0001 103	11)		
=	1 0	; result is ze	ero		
	IBWFB	REG, 1, 0			
ion = = =	03h 0Eh 1		11) 01)		
n =	F5h	; [2's comp]			
= = =	0Eh 0 0 1	(0000 11); ; result is no			
	mocc Sec Bit Lite 1 1 1 1 Ref regis sub ion = = = = = = = = = = = = = = = = = = =	mode wher Section 26 Bit-Oriente Literal Offs 1 1 Q2 Read register 'f' SUBWFB ion = 19h = 0Dh = 1 0 SUBWFB ion = 1Bh = 0 SUBWFB ion = 0 SUBWFB = 0 SUBWFB = 0 SUBWFB ion = 0 SUBWFB ion = 0 SUBWFB = 0 SUBWFB SUBWFB = 0 SUBWFB = 0 SUBWFB = 0 S	mode whenever f ≤ 95 (5F         Section 26.2.3 "Byte-Ori         Bit-Oriented Instructions         Literal Offset Mode" for a         1         1         Q2       Q3         Read       Process         register 'f'       Data         SUBWFB       REG, 1, 0         ion       =         =       0Dh         =       0Dh         =       0Dh         =       0Dh         =       0         =       0         =       0         =       0         =       0         =       0         =       0         in       =         =       0         in       =         =       1         =       0         in       =         =		

SWAPF	Swap f	Swap f						
Syntax:	SWAPF f	{,d {,a}}						
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]							
Operation:	(f<3:0>) → (f<7:4>) →							
Status Affected:	None							
Encoding:	0011	10da	ffff	ffff				
Description:	'f' are exch is placed in placed in r If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 20	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	5	Q4				
Decode	Read register 'f'	Proce Data		Write to destination				
Example: SWAPF REG, 1, 0 Before Instruction								

Before Instruction						
REG	=	53h				
After Instruction						
REG	=	35h				

TBL	RD	Table Read					
Synta	ax:	TBLRD ( *; *	+; *·	-; +*)			
Oper	ands:	None					
Oper	ation:	if TBLRD * (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change; if TBLRD *+ (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *- (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +* (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT					
Statu	is Affected:	None					
Enco	oding:	0000	0(	000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*
Desc	ription:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement					dress the d Table bints to y. TBLPTR ificant Byte n Memory ficant Byte n Memory
14/	1	pre-increm	len	L			
Word Cycle		1 2					
QC	ycle Activity	:					
	Q1	Q2		Q	3		Q4
	Decode	No operation		N opera		or	No peration
	No operation	No operation (Read Progra Memory)	n Im	opera	0	No	operation (Write ABLAT)

TBLRD	Table Read	(Con	tinued)
Example 1:	TBLRD *+	;	
Before Instructio TABLAT TBLPTR MEMORY After Instruction TABLAT		= = =	55h 00A356h 34h 34h
TBLPTR Example 2:	TBLRD +*	=	00A357h
Before Instruction TABLAT TBLPTR MEMORY MEMORY	(01A357h)	, = = =	AAh 01A357h 12h 34h
After Instruction TABLAT TBLPTR		= =	34h 01A358h

© 2007 Microchip Technology Inc.

TBLWT	Table Writ	te		
Syntax:	TBLWT (*	; *+; *-; +*)		
Operands:	None			
Operation:	if TBLWT* (TABLAT) TBLPTR if TBLWT*-	• No Chang +	ge;	
	(TABLAT) (TBLPTR) if TBLWT*- (TABLAT)	+ 1 → TB	LPTR;	
	(TBLPTR) if TBLWT+	*		
	(TBLPTR) (TABLAT)			
Status Affected:	None			
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+
				=2 *- =3 +*
Description:	This instru	ction usos	the 21 SB	s of TBLPTR
	has a 2-Mi the TBLPT program m TBLP TBLP The TBLW value of T	Pe contents P.M.). (Refe ogram Me programm TR (a 21-b in the prog byte addre TR selects nemory loc PTR[0] = 0: PTR[0] = 1: I instructi BLPTR as	s of Progra er to <b>Secti</b> <b>mory</b> " for ing Flash r bit pointer) gram memor ss range. which byte ation to ac Least S Byte of Memory Most Sig Byte of Memory on can mo	am on 6.0 additional memory.) points to ory. TBLPTR The LSb of e of the ccess. gnificant Program Word gnificant Program Word
	no chan	ige		
	<ul> <li>post-inc</li> </ul>			
	•	crement		
	• pre-incr	ement		
Words:	1			
Cycles:	2			
Q Cycle Activity:				
	Q1	Q2	Q3	Q4
	Q1 Decode	No	No	No
		No		
		No operation No	No	No

(Read

TABLAT)

#### TBLWT Table Write (Continued) Example 1: TBLWT *+; **Before Instruction** TABLAT 55h = IABLAI TBLPTR HOLDING REGISTER (00A356h) 00A356h = FFh = After Instructions (table write completion) TABLAT 55h = TBLPTR 00A357h = HOLDING REGISTER (00A356h) 55h = Example 2: TBLWT +*; **Before Instruction** TABLAT TBLPTR HOLDING REGISTER 34h 01389Ah = = (01389Ah) HOLDING REGISTER FFh = (01389Bh) = FFh After Instruction (table write completion) TABLAT 34h = TBLPTR 01389Bh = HOLDING REGISTER (01389Ah) HOLDING REGISTER FFh = (01389Bh) = 34h

(Write to

Holding Register)

TST	sz	Test f, Skip	o if O		XOF	RLW	Exclusive	OR Literal w	ith W
Synta	ax:	TSTFSZ f	[,a}		Syn	ax:	XORLW	k	
Oper	ands:	$0 \leq f \leq 255$				rands:	0 ≤ k ≤ 25		
		a ∈ [0,1]			•	ration:	(W) .XOR.		
Oper	ation:	skip if f = 0			•		· · /	$K \rightarrow VV$	
Statu	s Affected:	None				us Affected:	N, Z		
Enco	ding:	0110	011a fff	f ffff		oding:	0000	1010 kkl	
Desc	ription:	during the c	e next instructio	ion execution	Des	cription:		nts of W are X eral 'k'. The re	
			and a NOP is a two-cycle in	,	Wor	ds:	1		
		0	he Access Bar		Cyc	es:	1		
			he BSR is use	d to select the		Cycle Activity:			
		GPR bank (	(default). nd the extende	ad instruction	a.	Q1	Q2	Q3	Q4
			ed, this instruc			Decode	Read	Process	Write to W
			Literal Offset A			200000	literal 'k'	Data	
			ever f ≤ 95 (5ł <b>.2.3 "Byte-Or</b> i						
			d Instruction		<u>Exa</u>	mple:	XORLW	0AFh	
		Literal Offs	set Mode" for	details.		Before Instruc	ction		
Word	ls:	1				W	= B5h		
Cycle	es:	1(2)				After Instruction	on = 1Ah		
			cles if skip an			vv	- 170		
~ ~		by a	a 2-word instru	ction.					
QC	ycle Activity:	00	00	04					
	Q1 Decode	Q2 Read	Q3 Process	Q4 No					
	Decode	register 'f'	Data	operation					
lf sk	ip:								
	Q1	Q2	Q3	Q4					
	No	No	No	No					
الأرماء	operation	operation	operation	operation					
IT SK	ip and followed Q1	a by 2-word in: Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
	No	No	No	No					
	operation	operation	operation	operation					
<u>Exan</u>	<u>nple:</u>	NZERO	ISTFSZ CNT : :	, 1					
	Before Instruc	tion							
	PC After Instructic If CNT PC	on = 00	dress (HERE) h, dress (ZERO)						
	If CNT	≠ 00	h,						
	PC	= Ad	dress (NZER	ונ					

XORWF	Exclusive	OR W with f				
Syntax:	XORWF	f {,d {,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	d ∈ [0,1]				
Operation:	(W) .XOR.	(f) $\rightarrow$ dest				
Status Affected:	N, Z					
Encoding:	0001	10da ffi	ff ffff			
Description:	in W. If 'd' is in the regis If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 26	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:		REG, 1, 0				
Before Instruc REG W	tion = AFh = B5h					
After Instructio REG W	on = 1Ah = B5h					

#### 26.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2455/2550/4455/4550 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 26-3. Detailed descriptions are provided in **Section 26.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 26-1 (page 308) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

#### 26.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASMTM Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemo	Mnemonic, Decerintia		Cycles	16-Bit Instruction Word			/ord	Status	
Opera	nds	Description	Cycles	MSb			LSb	Affected	
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None	
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None	
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None	
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None	
	0 u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None	
	ũ ũ	z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ		
PUSHL	k	Store literal at FSR2,	1	1110	1010	kkkk	kkkk	None	
		decrement FSR2							
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None	
SUBULNK	k	Subtract literal from FSR2 and	2	1110	1001	11kk	kkkk	None	
		return							

#### TABLE 26-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

#### 26.2.2 EXTENDED INSTRUCTION SET

FSR	Add Liter	Add Literal to FSR				
ax:	ADDFSR	f, k				
ands:	$0 \le k \le 63$	$0 \le k \le 63$				
	f∈[0,1,	f ∈ [0, 1, 2]				
ation:	FSR(f) + I	$c \to FSR($	f)			
s Affected:	None					
ding:	1110	1000	ffk	k	kkkk	
ription:				••••		
s:	1	1				
es:	1					
cle Activity:						
Q1	Q2	Q3			Q4	
Decode	Read	Proces	SS	W	/rite to	
	literal 'k'	Data			FSR	
	ax: ands: ation: s Affected: ding: ription: s: s: ycle Activity: Q1	ADDFSRands: $0 \le k \le 63$ f $\in [0, 1, ]$ ation:FSR(f) + Hs Affected:Noneding:1110ription:The 6-bitcontents ofs:1ycle Activity:Q2DecodeRead	ADDFSRf, kands: $0 \le k \le 63$ $f \in [0, 1, 2]$ ation:FSR(f) + k $\rightarrow$ FSR(s Affected:Noneding: $1110$ 1000ription:The 6-bit literal 'k' is contents of the FSFs:1ss:1ycle Activity:Q2Q1Q2DecodeReadProces	ADDFSRf, kands: $0 \le k \le 63$ $f \in [0, 1, 2]$ ation:FSR(f) + k $\rightarrow$ FSR(f)s Affected:Noneding: $1110$ 1000ffk:ription:The 6-bit literal 'k' is add contents of the FSR spects:1es:1ycle Activity:Q2Q1Q2DecodeReadProcess	ADDFSRf, kands: $0 \le k \le 63$ $f \in [0, 1, 2]$ ation:FSR(f) + k $\rightarrow$ FSR(f)s Affected:Noneding: $1110$ 1000ffkkription:The 6-bit literal 'k' is added to contents of the FSR specifieds:1es:1ycle Activity:Q2Q1Q2Q3DecodeReadProcessW	

Example: ADDFSR 2, 23h

Before Instruction FSR2 = 03FFh

After Instruction FSR2 = 0422h

ADD	ULNK	Add Litera	al to FSR	2 and	Return		
Synta	ax:	ADDULNI	( k				
Opera	ands:	$0 \le k \le 63$					
Opera	ation:	FSR2 + k	$\rightarrow$ FSR2,				
		$(TOS) \rightarrow I$	ъС				
Statu	s Affected:	None					
Enco	ding:	1110	1000	11k]	c kkkk		
		executed TOS. The instru execute; a the secon This may case of th where f = only on FS	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Word	s:	1					
Cycle	es:	2					
QC	ycle Activity:						
r	Q1	Q2	Q3		Q4		
	Decode	Read	Proces		Write to		
		literal 'k'	Data		FSR		
	No	No	No		No		
	Operation	Operation	Operati	on	Operation		

Example: ADDU

ADDULNK 23h

Before Instruction						
=	03FFh					
=	0100h					
on						
=	0422h					
=	(TOS)					
	= = on =					

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

# PIC18F2455/2550/4455/4550

Move Indexed to f

MOVSF

Cuntour		Subroutine	Subroutine Call Using WREG				
Syntax:		CALLW					
Operands:		None					
Operation:		(W) → PCL (PCLATH) ·	$\begin{array}{l} (\text{PC}+2) \rightarrow \text{TOS}, \\ (\text{W}) \rightarrow \text{PCL}, \\ (\text{PCLATH}) \rightarrow \text{PCH}, \\ (\text{PCLATU}) \rightarrow \text{PCU} \end{array}$				
Status Affect	ed:	None					
Encoding:		0000	0000 000	01 0100			
Description		pushed ont contents of existing val contents of latched into respectively executed as new next in Unlike CALL	turn address ( o the return sta W are written ue is discarded PCLATH and PCH and PCI y. The second s a NOP instruction is fet L, there is no contents of the state STATUS or BS	ack. Next, the to PCL; the d. Then the PCLATU are U, cycle is ction while the ched. option to			
Words:		1					
Cycles:		2					
Q Cycle Act	ivity:						
Q	1	Q2	Q3	Q4			
<b>D</b> .	ode	Read WREG	Push PC to stack	No operation			
Deco			Studit	operation			
Decc No opera	-	No operation	No operation	No operation			

ax:					
i	MOVSF [z _s ], f _d				
ands:	$0 \le z_s \le 12^{\circ}$ $0 \le f_d \le 40^{\circ}$				
ation:	((FSR2) + 2	$(z_s) \rightarrow f_d$			
s Affected:					
ding: ord (source) vord (destin.)	1110 1111	1011 ffff	-	ъ	
ription:	The contents of the source register are moved to destination register ' $f_d$ '. The actual address of the source register is determined by adding the 7-bit literal offset ' $z_s$ ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal ' $f_d$ ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h				
s:	2				
es:	2				
Q1	Q2	Q3	3	Q4	
Decode	Determine source addr			Read source reg	
Decode	No operation No dummy read	No		Write register 'f' (dest)	
nple:	MOVSF	[05h],	REG2		
FSR2 Contents of 85h REG2	= 80 = 33 = 11	h h			
	ation: s Affected: ding: ord (source) vord (destin.) ription: s: s: s: vcle Activity: Q1 Decode Decode ple: Before Instruct of 85h REG2	$0 \le f_d \le 405$ ation: ((FSR2) + 2 s Affected: None ding: ord (source) vord (destin.) 1110 1110 1111 ription: The content moved to d actual addr determined offset 'z _s ' in FSR2. The register is s 'f_d' in the se can be any space (000 The MOVSF PCL, TOSL destination If the result an indirect value return s: 2 s: 2 vcle Activity: Q1 Q2 Decode Determine source addr Decode No operation No dummy read ple: MOVSF Before Instruction FSR2 = 80 Contents of 85h = 33	$0 \leq f_d \leq 4095$ ation: $((FSR2) + z_s) \rightarrow f_d$ s Affected: None ding: ord (source) vord (destin.) ription: The contents of the moved to destinatio actual address of th determined by addii offset ' $z_s$ ' in the first FSR2. The address register is specified ' $f_d$ ' in the second wc can be anywhere in space (000h to FFF The MOVSF instructi PCL, TOSU, TOSH destination register. If the resultant source an indirect addressi value returned will b s: 2 v/cle Activity: Q1 Q2 Q3 Decode Determine Determ source addr source Decode No No operation Operation No dummy read  pple: MOVSF [05h], Before Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 11h	$0 \leq f_d \leq 4095$ ation: $((FSR2) + z_s) \rightarrow f_d$ s Affected: None ding: ord (source) vord (destin.) ription: The contents of the source moved to destination regis actual address of the source moved to destination regis actual address of the source fSR2. The address of the source to determined by adding the offset 'z_s' in the first word t FSR2. The address of the source can be anywhere in the 40 space (000h to FFFh). The MOVSF instruction car PCL, TOSU, TOSH or TO destination register. If the resultant source add an indirect addressing reg value returned will be 00h s: 2 s: 2 ycle Activity: Q1 Q2 Q3 Decode Determine Determine source addr source addr Decode No operation No dummy read  pple: MOVSF [05h], REG2 Before Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 11h	

MOVSS	Move Inde	exed to Ir	ndexed				
Syntax:	MOVSS	[z _s ], [z _d ]					
Operands:	$0 \le z_s \le 12$	$0 \le z_s \le 127$					
	$0 \le z_d \le 12$	$0 \le z_d \le 127$					
Operation:	((FSR2) +	$((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$					
Status Affected:	None						
Encoding:							
1st word (source)	1110	1011	lzzz	ZZZZS			
2nd word (dest.)	1111	XXXX	XZZZ	zzzzd			
Master	addresses registers a 7-bit literal respective registers of the 4096-b (000h to F The MOVS PCL, TOS destination If the result an indirect value retur resultant of an indirect	ire determ offsets 'z ly, to the an be loc byte data FFh). s instructi U, TOSH register. tant source addressi ned will b estinatior addressi	nined by a s' or 'z _d ', value of F ated anyw memory s on canno or TOSL ce address ng registe be 00h. If n address ng registe	Idding the SR2. Both where in pace t use the as the s points to er, the points to er, the			
Words:	2 2						
Cycles:	2						
Q Cycle Activity: Q1	Q2	Q3	,	Q4			
Decode	Determine	Detern		Read			

Q	QZ	Q0	Q-1
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Decode Determine		Write
	dest addr	dest addr	to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instruction	on		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction			
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	33h	

PUSHL	S	tore Litera	l at l	FSR2,	Decrem	ent FSR2
Syntax:	Ρ	USHL k				
Operands:	0	≤ k ≤ 255				
Operation:		$\rightarrow$ (FSR2 SR2 – 1 $\rightarrow$	· ·	₹2		
Status Affected:	Ν	one				
Encoding:		1111	10	010	kkkk	kkkk
Description:	m is Ti	decremen	dres nted tion	s spec by '1' allows	cified by after the users to	FSR2. FSR2 operation.
Words:	1					
Cycles:	1					
Q Cycle Activit	y:					
Q1		Q2		(	Q3	Q4
Decode		Read 'k	('		cess ata	Write to destination
	2H:F	PUSHL tion SR2L (01ECh)	08	3h = =	01ECh 00h	

01EBh 08h

= =

FSR2H:FSR2L Memory (01ECh) 

SUB	FSR	Subtract Literal from FSR						
Synta	ax:	SUBFSR	SUBFSR f, k					
Oper	ands:	0 ≤ k ≤ 63	$0 \le k \le 63$					
		f ∈ [0, 1,	f ∈ [0, 1, 2]					
Oper	ation:	FSRf – k	$FSRf - k \rightarrow FSRf$					
Statu	s Affected:	None						
Enco	ding:	1110	1110 1001 ffkk kkkk					
Desc	ription: The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'.							
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	6		Q4		
	Decode	Read	Proce	Process		Vrite to		
		register 'f'	Data	a	des	stination		

Example:	SUBFSR 2, 23h
Before Instruction	n
FSR2 =	03FFh

After Instruct	lion	
FSR2	=	03DCh

Syntax:	SUBULNK	k			
Operands:	$0 \le k \le 63$				
Operation:	FSR2 – k	$\rightarrow$ FSR2			
-	$(TOS) \rightarrow F$	2c			
Status Affected:	None				
Encoding:	1110	1001	11kk	kkkk	
Words: Cycles:					
Q Cycle Activity:					
	Q2	2	Q3	Q4	
Q1					
		~	Process Data	Write to destination	

Before Instruction					
=	03FFh				
=	0100h				
on					
=	03DCh				
=	(TOS)				
	= = ion =				

#### 26.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set
	extension	may	cause leg	gacy applicat	ions
	to behave	errati	cally or fa	ail entirely.	

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 5.6.1 "Indexed Addressing with Literal Offset"**). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0) or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

# 26.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing mode, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_{Y}$ , or the PE directive in the source listing.

#### 26.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F2455/2550/ 4455/4550, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set. 

ADDWF	ADD W to (Indexed I		fset mo	de)
Syntax:	ADDWF	[k] {,d}		
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in \ [0,1] \end{array}$			
Operation:	(W) + ((FSR2) + k) $\rightarrow$ dest			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0010	01d0	kkkk	kkkk
Description:	The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read 'k'	Proce Data		Write to lestination
Example:	ADDWF	[OFST]	,0	
Before Instructio W OFST FSR2 Contents of 0A2Ch After Instructior W Contents of 0A2Ch	= = =	17h 2Ch 0A00h 20h 37h 20h	I	

BSF	Bit Set Ind (Indexed L		fset mod	e)
Syntax:	BSF [k], b	)		
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$			
Operation:	$1 \rightarrow$ ((FSF	$1 \rightarrow ((FSR2) + k) < b >$		
Status Affected:	None	None		
Encoding:	1000	bbb0 kkkk kkkk		kkkk
Description:		Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.		
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Vrite to stination
Example:	BSF	[FLAG_O	FST], 7	
Before Instruc FLAG_O FSR2 Contents of 0A0Ah	FST = =	0Ah 0A00h 55h	1	
After Instructio Contents of 0A0Ah		D5h		

SETI	F	Set Indexed (Indexed Literal Offset mode)				
Synta	ax:	SETF [k]				
Oper	ands:	$0 \leq k \leq 95$	$0 \le k \le 95$			
Oper	ation:	FFh  ightarrow ((FS))	$FFh \rightarrow ((FSR2) + k)$			
Statu	s Affected:	None				
Enco	ding:	0110 1000 kkkk kk				
Desc	ription:		ts of the regist et by 'k', are se	er indicated by et to FFh.		
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read 'k'	Process	Write		
			Data	register		

Example:	SETF	[OFST]
----------	------	--------

Before Instruction		
OFST	=	2Ch
FSR2	=	0A00h
Contents of 0A2Ch	=	00h
After Instruction		
Contents of 0A2Ch	=	FFh

### 26.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB® IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F2455/2550/4455/4550 family of devices. This includes the MPLAB C18 C compiler, MPASM Assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

#### 27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM[™] Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART[®] Plus Development Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

#### 27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 27.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 27.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and dsPIC30F family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 27.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 27.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

#### 27.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, as well as internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

## 27.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows

editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

## 27.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PIC MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

## 27.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

## 27.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

## 27.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

## 27.12 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

## 28.0 ELECTRICAL CHARACTERISTICS


## Absolute Maximum Ratings^(†)


Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD  $- \sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOL x IOL)
  - 2: Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# PIC18F2455/2550/4455/4550





28.1

## DC Characteristics: Supply Voltage PIC18F2455/2550/4455/4550 (Industrial) PIC18LF2455/2550/4455/4550 (Industrial)

PIC18LF2 (Indus		4455/4550		ard Op ting ten		-	ditions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial				
PIC18F2455/2550/4455/4550 (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
D001	Vdd	Supply Voltage	2.0	_	5.5	V	EC, HS, XT and Internal Oscillator modes				
			3.0	—	5.5	V	HSPLL, XTPLL, ECPIO and ECPLL Oscillator modes				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V					
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	—	0.7	V	See Section 4.3 "Power-on Reset (POR)" for details				
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 4.3 "Power-on Reset (POR)" for details				
D005	VBOR	Brown-out Reset Voltage									
		BORV1:BORV0 = 11	2.00	2.05	2.16	V					
		BORV1:BORV0 = 10	2.65	2.79	2.93	V					
		BORV1:BORV0 = 01	4.11	4.33	4.55	V					
		BORV1:BORV0 = 00	4.36	4.59	4.82	V					

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

PIC18LF2 (Indust	<b>455/2550/4455/4550</b> trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18F24 (Indust	<b>55/2550/4455/4550</b> trial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	Units	Conditions						
	Power-Down Current (IPD)	(1)									
	PIC18LFX455/X550	0.1	0.95	μΑ	-40°C						
		0.1	1.0	μΑ	+25°C	VDD = 2.0V (Sleep mode)					
		0.2	5	μΑ	+85°C	( <b>Gleep</b> mode)					
	PIC18LFX455/X550	0.1	1.4	μΑ	-40°C						
		0.1	2	μΑ	+25°C	VDD = 3.0V (Sleep mode)					
		0.3	8	μΑ	+85°C	( <b>Gleep</b> mode)					
	All devices	0.1	1.9	μΑ	-40°C						
		0.1	2.0	μΑ	+25°C	VDD = 5.0V (Sleep mode)					
		0.4	15	μΑ	+85°C	(Cicep mode)					

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;
- $\overline{\text{MCLR}}$  = VDD; WDT enabled/disabled as specified.
- **3:** Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

PIC18LF2 (Indus	2 <b>455/2550/4455/4550</b> trial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F24 (Indus	55/2550/4455/4550 trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	IS							
	Supply Current (IDD) ⁽²⁾										
	PIC18LFX455/X550	15	32	μΑ	-40°C						
		15	30	μΑ	+25°C	VDD = 2.0V					
		15	29	μΑ	+85°C						
	PIC18LFX455/X550	40	63	μΑ	-40°C		Fosc = 31 kHz				
		35	60	μΑ	+25°C	VDD = 3.0V	(RC_RUN mode,				
		30	57	μΑ	+85°C		INTRC source)				
	All devices	105	168	μΑ	-40°C						
		90	160	μΑ	+25°C	VDD = 5.0V					
		80	152	μΑ	+85°C						
	PIC18LFX455/X550	0.33	1	mA	-40°C						
		0.33	1	mA	+25°C	VDD = 2.0V					
		0.33	1	mA	+85°C						
	PIC18LFX455/X550	0.6	1.3	mA	-40°C		Fosc = 1 MHz ( <b>RC_RUN</b> mode,				
		0.6	1.2	mA	+25°C	VDD = 3.0V					
		0.6	1.1	mA	+85°C		INTOSC source)				
	All devices	1.1	2.3	mA	-40°C						
		1.1	2.2	mA	+25°C	VDD = 5.0V					
		1.0	2.1	mA	+85°C						
	PIC18LFX455/X550	0.8	2.1	mA	-40°C						
		0.8	2.0	mA	+25°C	VDD = 2.0V					
		0.8	1.9	mA	+85°C						
	PIC18LFX455/X550	1.3	3.0	mA	-40°C		Fosc = 4 MHz				
		1.3	3.0	mA	+25°C	VDD = 3.0V	(RC_RUN mode,				
		1.3	3.0	mA	+85°C		INTOSC source)				
	All devices	2.5	5.3	mA	-40°C						
		2.5	5.0	mA	+25°C	VDD = 5.0V					
		2.5	4.8	mA	+85°C	7					

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

 Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18F24 (Indus	<b>155/2550/4455/4550</b> Strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	ns							
	Supply Current (IDD) ⁽²⁾										
	PIC18LFX455/X550	2.9	8	μA	-40°C						
		3.1	8	μΑ	+25°C	VDD = 2.0V					
		3.6	11	μΑ	+85°C						
	PIC18LFX455/X550	4.5	11	μA	-40°C		Fosc = 31 kHz				
		4.8	11	μΑ	+25°C	VDD = 3.0V	(RC_IDLE mode,				
		5.8	15	μA	+85°C		INTRC source)				
	All devices	9.2	16	μΑ	-40°C						
		9.8	16	μΑ	+25°C	VDD = 5.0V					
		11.4	36	μΑ	+85°C						
	PIC18LFX455/X550	165	350	μA	-40°C						
		175	350	μΑ	+25°C	VDD = 2.0V					
		190	350	μΑ	+85°C						
	PIC18LFX455/X550	250	500	μΑ	-40°C		Fosc = 1 MHz ( <b>RC_IDLE</b> mode,				
		270	500	μΑ	+25°C	VDD = 3.0V					
		290	500	μΑ	+85°C		INTOSC source)				
	All devices	0.50	1	mA	-40°C						
		0.52	1	mA	+25°C	VDD = 5.0V					
		0.55	1	mA	+85°C						
	PIC18LFX455/X550	340	500	μΑ	-40°C						
		350	500	μΑ	+25°C	VDD = 2.0V					
		360	500	μΑ	+85°C						
	PIC18LFX455/X550	520	900	μΑ	-40°C		Fosc = 4 MHz				
		540	900	μΑ	+25°C	VDD = 3.0V	(RC_IDLE mode,				
		580	900	μΑ	+85°C		INTOSC source)				
	All devices	1.0	1.6	mA	-40°C						
		1.1	1.5	mA	+25°C	VDD = 5.0V					
		1.1	1.4	mA	+85°C	7					

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2 (Indus	2 <b>455/2550/4455/4550</b> .trial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F24 (Indus	5 <b>5/2550/4455/4550</b> trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	ns							
	Supply Current (IDD) ⁽²⁾										
	PIC18LFX455/X550	250	500	μΑ	-40°C						
		250	500	μA	+25°C	VDD = 2.0V					
		250	500	μΑ	+85°C	]					
	PIC18LFX455/X550	550	650	μΑ	-40°C		Fosc = 1 MHz				
		480	650	μΑ	+25°C	VDD = 3.0V	(PRI_RUN,				
		460	650	μΑ	+85°C		EC oscillator)				
	All devices	1.2	1.6	mA	-40°C						
		1.1	1.5	mA	+25°C	VDD = 5.0V					
		1.0	1.4	mA	+85°C						
	PIC18LFX455/X550	0.74	2.0	mA	-40°C						
		0.74	2.0	mA	+25°C	VDD = 2.0V					
		0.74	2.0	mA	+85°C						
	PIC18LFX455/X550	1.3	3.0	mA	-40°C		Fosc = 4 MHz				
		1.3	3.0	mA	+25°C	VDD = 3.0V	(PRI_RUN,				
		1.3	3.0	mA	+85°C		EC oscillator)				
	All devices	2.7	6.0	mA	-40°C		1				
		2.6	6.0	mA	+25°C	VDD = 5.0V					
		2.5	6.0	mA	+85°C						
	All devices	15	35	mA	-40°C						
		16	35	mA	+25°C	VDD = 4.2V					
		16	35	mA	+85°C		Fosc = 40 MHz				
	All devices	21	40	mA	-40°C		( <b>PRI_RUN</b> , EC oscillator)				
		21	40	mA	+25°C	VDD = 5.0V	/				
		21	40	mA	+85°C						
	All devices	20	40	mA	-40°C						
		20	40	mA	+25°C	VDD = 4.2V					
		20	40	mA	+85°C	-	Fosc = 48 MHz				
	All devices	25	50	mA	-40°C		(PRI_RUN, EC oscillator)				
		25	50	mA	+25°C	VDD = 5.0V					
		25	50	mA	+85°C	7					

**Legend:** TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or Vss;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

PIC18LF2 (Indus	2 <b>455/2550/4455/4550</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrialStandard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F24 (Indus	<b>155/2550/4455/4550</b> strial)									
Param No.	Device	Тур	Max	Units		ns				
	Supply Current (IDD) ⁽²⁾									
	PIC18LFX455/X550	65	130	μΑ	-40°C					
		65	120	μΑ	+25°C	VDD = 2.0V				
		70	115	μΑ	+85°C					
	PIC18LFX455/X550	120	270	μΑ	-40°C		Fosc = 1 MHz			
		120	250	μΑ	+25°C	VDD = 3.0V	(PRI_IDLE mode,			
		130	240	μΑ	+85°C		EC oscillator)			
	All devices	230	480	μΑ	-40°C					
		240	450	μΑ	+25°C	VDD = 5.0V				
		250	430	μΑ	+85°C					
	PIC18LFX455/X550	255	475	μΑ	-40°C					
		260	450	μΑ	+25°C	VDD = 2.0V				
		270	430	μΑ	+85°C					
	PIC18LFX455/X550	420	900	μΑ	-40°C		Fosc = 4 MHz ( <b>PRI_IDLE</b> mode, EC oscillator)			
		430	850	μΑ	+25°C	VDD = 3.0V				
		450	810	μΑ	+85°C					
	All devices	0.9	1.5	mA	-40°C					
		0.9	1.4	mA	+25°C	VDD = 5.0V				
		0.9	1.3	mA	+85°C					
	All devices	6.0	16	mA	-40°C					
		6.2	16	mA	+25°C	VDD = 4.2V				
		6.6	16	mA	+85°C		Fosc = 40 MHz			
	All devices	8.1	18	mA	-40°C		( <b>PRI_IDLE</b> mode, EC oscillator)			
		8.3	18	mA	+25°C	VDD = 5.0V				
		9.0	18	mA	+85°C					
	All devices	8.0	18	mA	-40°C					
		8.1	18	mA	+25°C	VDD = 4.2V				
		8.2	18	mA	+85°C		Fosc = 48 MHz - ( <b>PRI_IDLE</b> mode, EC oscillator)			
	All devices	9.8	21	mA	-40°C					
		10.0	21	mA	+25°C	VDD = 5.0V				
		10.5	21	mA	+85°C	7				

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified.

**3:** Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2 (Indust	<b>455/2550/4455/4550</b> rial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F24 (Indust	55/2550/4455/4550 (rial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) ⁽²⁾										
	PIC18LFX455/X550	14	40	μΑ	-40°C						
		15	40	μΑ	+25°C	VDD = 2.0V					
		16	40	μΑ	+85°C		Fosc = 32 kHz ⁽³⁾ ( <b>SEC_RUN</b> mode, Timer1 as clock)				
	PIC18LFX455/X550	40	74	μΑ	-40°C						
		35	70	μΑ	+25°C	VDD = 3.0V					
		31	67	μΑ	+85°C						
	All devices	99	150	μΑ	-40°C						
		81	150	μΑ	+25°C	VDD = 5.0V					
		75	150	μΑ	+85°C						
	PIC18LFX455/X550	2.5	12	μΑ	-40°C						
		3.7	12	μΑ	+25°C	VDD = 2.0V					
		4.5	12	μΑ	+85°C						
	PIC18LFX455/X550	5.0	15	μΑ	-40°C		Fosc = 32 kHz ⁽³⁾				
		5.4	15	μΑ	+25°C	VDD = 3.0V	(SEC_IDLE mode,				
		6.3	15	μΑ	+85°C		Timer1 as clock)				
	All devices	8.5	25	μΑ	-40°C						
		9.0	25	μΑ	+25°C	VDD = 5.0V					
		10.5	36	μΑ	+85°C						

**Legend:** TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
  - The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified.

**3:** Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF24 (Indust	<b>455/2550/4455/4550</b> rial)			perature	Conditions (unles e -40°C ≤ TA	ss otherwise sta ≤ +85°C for indu	-					
PIC18F24 (Indust	55/2550/4455/4550 rial)		•	rating ( perature	Conditions (unless $-40^{\circ}C \le TA$	ss otherwise sta ≤ +85°C for indu						
Param No.	Device	Тур	Max	Units	Conditions							
D022	Module Differential Currer	e Differential Currents (ΔΙωστ, ΔΙΒΟR, ΔΙLVD, ΔΙΟSCB, ΔΙΑΟ)										
(∆lwdt)	Watchdog Timer	1.3	3.8	μΑ	-40°C							
		1.4	3.8	μΑ	+25°C	VDD = 2.0V						
		2.0	3.8	μΑ	+85°C							
		1.9	4.6	μΑ	-40°C							
		2.0	4.6	μΑ	+25°C	VDD = 3.0V						
		2.8	4.6	μΑ	+85°C							
		4.0	10	μΑ	-40°C							
		5.5	10	μΑ	+25°C	VDD = 5.0V						
		5.6	10	μΑ	+85°C							
D022A	Brown-out Reset ⁽⁴⁾	35	40	μΑ	-40°C to +85°C	VDD = 3.0V						
( $\Delta$ Ibor)		40	45	μΑ	-40°C to +85°C							
		0	2	μΑ	-40°C to +85°C	VDD = 5.0V	Sleep mode, BOREN1:BOREN0 = 10					
D022B	High/Low-Voltage	22	38	μΑ	-40°C to +85°C	VDD = 2.0V						
(∆Ilvd)	Detect ⁽⁴⁾	25	40	μΑ	-40°C to +85°C	VDD = 3.0V						
		29	45	μΑ	-40°C to +85°C	VDD = 5.0V						
D025	Timer1 Oscillator	2.1	4.5	μΑ	-40°C							
(∆IOSCB)		1.8	4.5	μΑ	+25°C	VDD = 2.0V	32 kHz on Timer1 ⁽³⁾					
		2.1	4.5	μΑ	+85°C							
		2.2	6.0	μΑ	-40°C							
		2.6	6.0	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1 ⁽³⁾					
		2.9	6.0	μΑ	+85°C							
		3.0	8.0	μΑ	-40°C							
		3.2	8.0	μΑ	+25°C	VDD = 5.0V	32 kHz on Timer1 ⁽³⁾					
		3.4	8.0	μΑ	+85°C							
D026	A/D Converter	1.0	2.0	μΑ	-40°C to +85°C	VDD = 2.0V						
$(\Delta IAD)$		1.0	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, not converting					
		1.0	2.0	μΑ	-40°C to +85°C	VDD = 5.0V						

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\frac{OSC1}{MCLR}$  = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or Vss;  $\frac{MCLR}{MCLR}$  = VDD; WDT enabled/disabled as specified.

**3:** Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2 (Indust			i <b>rd Ope</b> ing temp	<b>ted)</b> strial						
PIC18F24 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Мах	Units	Conditions					
	USB and Related Module	Differer	tial Cu	rrents (	$\Delta$ IUSBX, $\Delta$ IPLL, $\Delta$ I	UREG)				
ΔIUSBX	USB Module	Ŭ	TBD	mA	+25°C	VDD = 3.3V				
	with On-Chip Transceiver	TBD	TBD	mA	+25°C	VDD = 5.0V				
$\Delta$ IPLL	96 MHz PLL	1.2	TBD	mA	+25°C	VDD = 3.3V				
(Oscillator Modul		TBD	TBD	TBD	+25°C	VDD = 5.0V				
$\Delta$ IUREG	USB Internal Voltage Regulator	80	TBD	μΑ	+25°C	VDD = 5.0V				

**Legend:** TBD = To Be Determined. Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or Vss; MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

## 28.3 DC Characteristics: PIC18F2455/2550/4455/4550 (Industrial) PIC18LF2455/2550/4455/4550 (Industrial)

DC CHA	ARACTE	RISTICS				(unless otherwise stated) A ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		I/O ports (except RC4/RC5 in USB mode):				
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V
D030A			_	0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V	
D032		MCLR	Vss	0.2 Vdd	V	
D032A		OSC1 and T1OSI	Vss	0.3 Vdd	V	XT, HS, HSPLL modes ⁽¹⁾
D033		OSC1	Vss	0.2 Vdd	V	EC mode ⁽¹⁾
	VILU	D+/D- input	—	0.8	V	VDD = 4.35V, USB suspended ⁽⁵⁾
	Viн	Input High Voltage				
		I/O ports (except RC4/RC5 in USB mode):				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 4.5V
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V	
D042		MCLR	0.8 Vdd	Vdd	V	
D042A		OSC1 and T1OSI	0.7 Vdd	Vdd	V	XT, HS, HSPLL modes ⁽¹⁾
D043		OSC1	0.8 Vdd	Vdd	V	EC mode ⁽¹⁾
	VIHU	D+/D- input	2.4	—	V	VDD = 4.35V, USB suspended ⁽⁵⁾
	lı∟	Input Leakage Current ^(2,3)				
D060		I/O ports	—	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
D061		MCLR		±5	μA	$Vss \leq VPIN \leq VDD$
D063		OSC1		±5	μA	$Vss \leq VPIN \leq VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	400	μΑ	VDD = 5V, VPIN = VSS

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: Parameter is characterized but not tested.

5: D+ parameters per USB Specification 2.0.

## 28.3 DC Characteristics: PIC18F2455/2550/4455/4550 (Industrial) PIC18LF2455/2550/4455/4550 (Industrial) (Continued)

DC CHA	RACTE	RISTICS				(unless otherwise stated) < ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O ports (except RC4/RC5 in USB mode)	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D083		OSC2/CLKO (EC, ECIO modes)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
	Volu	D+/D- out	_	0.3		VDD = 4.35V, USB suspended ⁽⁵⁾
	Vон	Output High Voltage ⁽³⁾				
D090		I/O ports (except RC4/RC5 in USB mode)	Vdd - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С
D092		OSC2/CLKO (EC, ECIO, ECPIO modes)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С
	Vони	D+/D- out	2.8	3.6	V	VDD = 4.35V, USB suspended ⁽⁵⁾
		Capacitive Loading Specs on Output Pins				
D100 ⁽⁴⁾	Cosc2	OSC2 pin	_	15	pF	In XT and HS modes when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications
D102	Св	SCL, SDA	—	400	pF	I ² C [™] Specification

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.
- 4: Parameter is characterized but not tested.
- 5: D+ parameters per USB Specification 2.0.

DC Cha	racteris	stics	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Internal Program Memory Programming Specifications ⁽¹⁾						
D110	Vpp	Voltage on MCLR/VPP/RE3 pin	9.00	_	13.25	V	(Note 3)	
D113	IDDP	Supply Current during Programming	—	—	10	mA		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M		E/W	-40°C to +85°C	
D121	Vdrw	VDD for Read/Write	Vmin	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write Cycle Time	—	4	—	ms		
D123	Tretd	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	—	E/W	-40°C to +85°C	
		Program Flash Memory						
D130	ЕΡ	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	Vmin	—	5.5	V	Vміn = Minimum operating voltage	
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP™ port	
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port	
D132B	Vpew	VDD for Self-Timed Write	Vmin	—	5.5	V	Vміn = Minimum operating voltage	
D133	TIE	ICSP Block Erase Cycle Time	—	4	—	ms	VDD > 4.5V	
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	_	—	ms	Vdd > 4.5V	
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms		
D134	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated	

#### TABLE 28-1:MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 7.7 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3: Required only if Single-Supply Programming is disabled.

Operating	<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated)							
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments	
D300	VIOFF	Input Offset Voltage	_	±5.0	±10	mV		
D301	VICM	Input Common Mode Voltage*	0	—	Vdd - 1.5	V		
D302	CMRR	Common Mode Rejection Ratio*	55	_	—	dB		
300	TRESP	Response Time* ⁽¹⁾	_	150	400	ns	PIC18FXXXX	
300A			_	150	600	ns	PIC18 <b>LF</b> XXXX, VDD = 2.0V	
301	Тмс2о∨	Comparator Mode Change to Output Valid*	_	_	10	μs		

#### TABLE 28-2: COMPARATOR SPECIFICATIONS

* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 28-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated)							
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments	
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb		
D311	VRAA	Absolute Accuracy	_	1/4 —	1 1/2	LSb LSb	Low Range (CVRR = 1) High Range (CVRR = 0)	
D312	VRur	Unit Resistor Value (R)*	—	2k	—	Ω		
310	TSET	Settling Time* ⁽¹⁾	—	—	10	μs		

* These parameters are characterized but not tested.

**Note 1:** Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

© 2007 Microchip Technology Inc.

#### TABLE 28-4: USB MODULE SPECIFICATIONS

Operatin	g Condit	ions: -40°C < TA < +85°C (unle	ess otherv	vise state	ed).		
Param No.	Sym	Characteristic	Min	Тур	Max	Units	Comments
D313	VUSB	USB Voltage	3.0	—	3.6	V	Voltage on bus must be in this range for proper USB operation
D314	lı∟	Input Leakage on Pin	_	—	±1	μΑ	$VSS \le VPAD \le VDD;$ pin at high impedance
D315	VILUSB	Input Low Voltage for USB Buffer	-	—	0.8	V	For VUSB range
D316	VIHUSB	Input High Voltage for USB Buffer	2.0	—	—	V	For VUSB range
D317	VCRS	Crossover Voltage	1.3		2.0	V	Voltage range for pad_dp and pad_dm crossover to occur
D318	VDIFS	Differential Input Sensitivity	—	—	0.2	V	The difference between D+ and D- must exceed this value while VCM is met
D319	Vсм	Differential Common Mode Range	0.8	—	2.5	V	
D320	Zout	Driver Output Impedance	28	_	44	Ω	
D321	Vol	Voltage Output Low	0.0	—	0.3	V	1.5 k $\Omega$ load connected to 3.6V
D322	Vон	Voltage Output High	2.8	—	3.6	V	15 k $\Omega$ load connected to ground


**Operating Conditions:** -40°C < TA < +85°C (unless otherwise stated).

#### TABLE 28-5: USB INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatin	<b>Operating Conditions:</b> $-40^{\circ}C < TA < +85^{\circ}C$ (unless otherwise stated).						
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
D323	VUSBANA	Regulator Output Voltage*	3.0		3.6	V	
D324	CUSB	External Filter Capacitor Value*	220	_	_	nF	Must hold sufficient charge for peak load with minimal voltage drop

* These parameters are characterized but not tested. Parameter numbers not yet assigned for these specifications.





#### TABLE 28-6: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Operati	ng tempe	rature $-40^{\circ}C \le TA \le +85^{\circ}$	°C for industrial	n	1	n	-	
Param No.	Symbol	Charac	Characteristic		Тур	Max	Units	Conditions
D420		HLVD Voltage on VDD		2.06	2.17	2.28	V	
		Transition High-to-Low	HLVDL<3:0> = 0001	2.12	2.23	2.34	V	
			HLVDL<3:0> = 0010	2.24	2.36	2.48	V	
			HLVDL<3:0> = 0011	2.32	2.44	2.56	V	
			HLVDL<3:0> = 0100	2.47	2.60	2.73	V	
			HLVDL<3:0> = 0101	2.65	2.79	2.93	V	
			HLVDL<3:0> = 0110	2.74	2.89	3.04	V	
			HLVDL<3:0> = 0111	2.96	3.12	3.28	V	
			HLVDL<3:0> = 1000	3.22	3.39	3.56	V	
			HLVDL<3:0> = 1001	3.37	3.55	3.73	V	
			HLVDL<3:0> = 1010	3.52	3.71	3.90	V	
			HLVDL<3:0> = 1011	3.70	3.90	4.10	V	
			HLVDL<3:0> = 1100	3.90	4.11	4.32	V	
			HLVDL<3:0> = 1101	4.11	4.33	4.55	V	
			HLVDL<3:0> = 1110	4.36	4.59	4.82	V	

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40^{\circ}C \le TA \le +85^{\circ}C$  for industrial

## 28.4 AC (Timing) Characteristics

#### 28.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1. TppS2pp	S	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase	letters (pp) and their meanings:		
рр			
ad	SPP address write	mc	MCLR
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
da	SPP data write	SC	SCK
di	SDI	SS	SS
do	SDO	tO	TOCKI
dt	Data in	t1	T13CKI
io	I/O port	wr	WR
Uppercase	letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

#### 28.4.2 TIMING CONDITIONS


The temperature and voltages specified in Table 28-7 apply to all timing specifications unless otherwise noted. Figure 28-4 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2455/2550/4455/4550 and PIC18LF2455/2550/4455/4550 families of devices specifically and only those devices.

#### TABLE 28-7: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC


	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 28.1 and						
	Section 28.3.						
	LF parts operate for industrial temperatures only.						
	Li parts operate for industrial temperatures only.						

#### FIGURE 28-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### 28.4.3 TIMING DIAGRAMS AND SPECIFICATIONS





#### TABLE 28-8: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	48	MHz	EC, ECIO Oscillator mode
		Oscillator Frequency ⁽¹⁾	0.2	1	MHz	XT, XTPLL Oscillator mode
			4	25	MHz	HS Oscillator mode
			4	25	MHz	HSPLL Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	20.8	_	ns	EC, ECIO Oscillator mode
		Oscillator Period ⁽¹⁾	1000	5000	ns	XT Oscillator mode
			40	250	ns	HS Oscillator mode
			40	250	ns	HSPLL Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	83.3	_	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1)	30	_	ns	XT Oscillator mode
	TosH	High or Low Time	10	—	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)		20	ns	XT Oscillator mode
	TosF	Rise or Fall Time		7.5	ns	HS Oscillator mode

**Note 1:** Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
F10	Fosc	Oscillator Frequency Range	4		48	MHz				
F11	Fsys	On-Chip VCO System Frequency	_	96	_	MHz				
F12	t _{rc}	PLL Start-up Time (Lock Time)	—		2	ms				
F13	$\Delta CLK$	CLKO Stability (Jitter)	-0.25		+0.25	%				

#### TABLE 28-9:PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 28-10: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F2455/2550/4455/4550 (INDUSTRIAL) PIC18LF2455/2550/4455/4550 (INDUSTRIAL)

	2455/2550/4455/4550 Istrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F2455/2550/4455/4550 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param Device		Min	Тур	Max	Units	Conc	litions			
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾									
	PIC18LF2455/2550/4455/4550	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V			
		-5	_	5	%	-10°C to +85°C	VDD = 2.7-3.3V			
		-10	+/-1	10	%	-40°C to +85°C	VDD = 2.7-3.3V			
	PIC18F2455/2550/4455/4550	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V			
		-5	—	5	%	-10°C to +85°C	VDD = 4.5-5.5V			
		-10	+/-1	10	%	-40°C to +85°C	VDD = 4.5-5.5V			
	INTRC Accuracy @ Freq = 31 k	Hz ⁽²⁾								
	PIC18LF2455/2550/4455/4550	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V			
	PIC18F2455/2550/4455/4550	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

**2:** INTRC frequency after calibration.

3: Change of INTRC frequency as VDD changes.

# PIC18F2455/2550/4455/4550





TABLE 28-11:	CLKO AND I/O TIMING REQUIREMENTS
--------------	----------------------------------

Param No.	Symbol	Characteris	Characteristic		Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 $\uparrow$ to CLKO $\downarrow$			75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(Note 1)
12	TckR	CLKO Rise Time		—	35	100	ns	(Note 1)
13	TckF	CLKO Fall Time		—	35	100	ns	(Note 1)
14	TckL2ioV	CLKO $\downarrow$ to Port Out Valid		—	_	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKO	$\uparrow$	0.25 Tcy + 25		_	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKO ↑		0	_	_	ns	(Note 1)
17	TosH2ioV	OSC1 ↑ (Q1 cycle) to Port	OSC1 ↑ (Q1 cycle) to Port Out Valid		50	150	ns	
18	TosH2iol		PIC18FXXXX	100		_	ns	
18A		Port Input Invalid (I/O in hold time)	PIC18 <b>LF</b> XXXX	200	—	—	ns	VDD = 2.0V
19	TioV2osH	Port Input Valid to OSC1 $\uparrow$ (	I/O in setup time)	0	_	—	ns	
20	TioR	Port Output Rise Time	PIC18 <b>F</b> XXXX	—	10	25	ns	
20A		1	PIC18 <b>LF</b> XXXX	—		60	ns	VDD = 2.0V
21	TioF	Port Output Fall Time	PIC18FXXXX	—	10	25	ns	
21A		1	PIC18LFXXXX	—		60	ns	VDD = 2.0V
22†	TINP	INT pin High or Low Time		Тсү		_	ns	
23†	Trbp	RB7:RB4 Change INT Hig	h or Low Time	Тсү	_	—	ns	


† These parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in RC mode, where CLKO output is 4 x Tosc.





### FIGURE 28-8: BROWN-OUT RESET TIMING




## TABLE 28-12: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_		μs	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	—	4.00	TBD	ms	
32	Tost	Oscillator Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	—	65.5	TBD	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200			μs	$VDD \le BVDD$ (see D005)
36	TIRVST	Time for Internal Reference Voltage to become Stable	—	20	50	μs	
37	Tlvd	Low-Voltage Detect Pulse Width	200		_	μs	Vdd ≤ Vlvd
38	TCSD	CPU Start-up Time	5	_	10	μs	
39	TIOBST	Time for INTOSC to Stabilize	—	1	—	ms	
l egend		To Be Determined	•	-	•	•	•

**Legend:** TBD = To Be Determined

#### FIGURE 28-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteristic		Min	Max	Units	Conditions
40	Tt0H	T0CKI High Ρι	Ise Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	—	ns	
41	Tt0L	T0CKI Low Pu	lse Width	No prescaler	0.5 TCY + 20	—	ns	
			V		10	—	ns	
42	Tt0P	T0CKI Period		No prescaler	Tcy + 10	—	ns	
				With prescaler	Greater of: 20 ns or (Tcy + 40)/N	—	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T13CKI High	Synchronous, no	prescaler	0.5 Tcy + 20	—	ns	
		Time	Synchronous,	PIC18FXXXX	10		ns	
			with prescaler	PIC18LFXXXX	25	—	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	—	ns	
				PIC18LFXXXX	50	—	ns	VDD = 2.0V
46	Tt1L	T13CKI Low	Synchronous, no	prescaler	0.5 TCY + 5	—	ns	
		Time	Synchronous,	PIC18FXXXX	10	—	ns	
			with prescaler	PIC18LFXXXX	25	—	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	—	ns	
				PIC18LFXXXX	50	—	ns	VDD = 2.0V
47	Tt1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	—	ns	N = prescale value $(1, 2, 4, 8)$
			Asynchronous		60		ns	
	Ft1	T13CKI Oscilla	ator Input Frequen	cy Range	DC	50	kHz	
48	Tcke2tmrl	Delay from Ext Increment	ernal T13CKI Cloc	ck Edge to Timer	2 Tosc	7 Tosc		

TABLE 28-13:	: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIR	EMENTS
--------------	-------------------------------------------	--------

### FIGURE 28-10: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)





TABLE 28-14: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	с	haracteristi	c	Min	Max	Units	Conditions		
50	TccL	CCPx Input Low			0.5 Tcy + 20		ns			
		Time	Time	Time	With	PIC18FXXXX	10	_	ns	
				PIC18LFXXXX	20	_	ns	VDD = 2.0V		
51	TccH	CCPx Input	No prescal	er	0.5 Tcy + 20		ns			
		High Time	With	PIC18FXXXX	10	_	ns			
			prescaler	PIC18LFXXXX	20	_	ns	VDD = 2.0V		
52	TccP	CCPx Input Perio	bd		<u>3 Tcy + 40</u> N		ns	N = prescale value (1, 4 or 16)		
53	TccR	CCPx Output Fal	ll Time	PIC18FXXXX	_	25	ns			
				PIC18LFXXXX	_	45	ns	VDD = 2.0V		
54	TccF	CCPx Output Fal	ll Time	PIC18FXXXX	—	25	ns			
				PIC18LFXXXX	—	45	ns	VDD = 2.0V		




#### FIGURE 28-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

Param No.	Symbol	Characteristi	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input	CK $↓$ or SCK $↑$ Input			ns	
71	TscH	SCK Input High Time Continuous		1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	Setup Time of SDI Data Input to SCK Edge		_	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to th of Byte 2	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100	—	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX		25	ns	
		(Master mode)	Aaster mode) PIC18LFXXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX		50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX		100	ns	VDD = 2.0V

**Note 1:** Requires the use of Parameter 73A.






#### TABLE 28-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	ic	Min	Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 TCY + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	to SCK Edge	100	—	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to t of Byte 2	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input t	o SCK Edge	100	_	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time			25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX		25	ns	
		(Master mode)	PIC18LFXXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Maste	r mode)		25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	—	50	ns	
	TscL2doV	CK Edge PIC18LFXXXX		—	100	ns	VDD = 2.0V
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to SO	CK Edge	Тсү	—	ns	

**Note 1:** Requires the use of Parameter 73A.




#### FIGURE 28-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

#### Param Min Conditions Symbol Characteristic Max Units No. $\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input 70 TssL2scH. TCY ns Tssl 2scl 71 TscH SCK Input High Time Continuous 1.25 TCY + 30 ____ ns (Slave mode) Single Byte ___ 71A 40 ns (Note 1) 72 TscL SCK Input Low Time Continuous 1.25 TCY + 30 ns (Slave mode) 72A Single Byte 40 ns (Note 1) 73 TdiV2scH, Setup Time of SDI Data Input to SCK Edge 100 ns TdiV2scL 73A Tb2b Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 40 (Note 2) ns 74 TscH2diL. Hold Time of SDI Data Input to SCK Edge 100 ____ ns TscL2diL 75 TdoR SDO Data Output Rise Time PIC18FXXXX 25 ____ ns PIC18LFXXXX 45 VDD = 2.0Vns TdoF 76 SDO Data Output Fall Time 25 ns 77 TssH2doZ SS ↑ to SDO Output High-Impedance 10 50 ns

#### TABLE 28-17: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

78 TscR SCK Output Rise Time (Master mode) PIC18FXXXX ____ 25 ns PIC18LFXXXX 45 VDD = 2.0Vns SCK Output Fall Time (Master mode) 79 TscF 25 ns 80 SDO Data Output Valid after SCK Edge PIC18FXXXX TscH2doV, 50 ns _ TscL2doV PIC18LFXXXX 100 ns VDD = 2.0VTscH2ssH, SS ↑ after SCK edge 83 1.5 TCY + 40 _ ns TscL2ssH


**Note 1:** Requires the use of Parameter 73A.



#### TABLE 28-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SS}}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input	$\downarrow$ or SCK $\uparrow$ Input			ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Tb2b	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK	Hold Time of SDI Data Input to SCK Edge			ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedan	се	10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX		25	ns	
		(Master mode)	PIC18LFXXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode	e)		25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXXXX		50	ns	
	TscL2doV	Edge	PIC18LFXXXX	_	100	ns	VDD = 2.0V
82	TssL2doV	SDO Data Output Valid after $\overline{\text{SS}}\downarrow$	PIC18FXXXX	—	50	ns	
		Edge	PIC18LFXXXX	—	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 TCY + 40		ns	


**Note 1:** Requires the use of Parameter 73A.



## TABLE 28-19: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600			Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	TSU:STO	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	_		

## FIGURE 28-16: I²C[™] BUS DATA TIMING




Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	PIC18FXXXX must operate at a minimum of 10 MHz
			MSSP Module	1.5 TCY			
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μs	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μs	PIC18FXXXX must operate at a minimum of 10 MHz
			MSSP Module	1.5 TCY	—		
102	TR	SDA and SCL Rise	100 kHz mode		1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	4.7	—	μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	_	μs	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	—	μs	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	0	_	ns	
		Time	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	—	ns	(Note 2)
		Time	400 kHz mode	100	-	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs	
		Setup Time	400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
D102	Св	Bus Capacitive Load	ding	—	400	pF	

## TABLE 28-20: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.




### FIGURE 28-17: MASTER SSP I²C[™] BUS START/STOP BITS TIMING WAVEFORMS

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		ŀ	Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	1
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	]	

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.


## FIGURE 28-18: MASTER SSP I²C[™] BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions		
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms			
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms			
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms			
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms			
102	TR	SDA and SCL	100 kHz mode	_	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾		300	ns	ţ		
103	Tf	SDA and SCL Fall Time	100 kHz mode		300	ns	CB is specified to be from		
			400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾		100	ns	Ţ		
90 Tsu	TSU:STA	Start Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	Only relevant for		
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated Start		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	condition		
91	Thd:sta	Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	After this period, the first		
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	clock pulse is generated		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	Ţ		
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns			
			400 kHz mode	0	0.9	ms			
107	TSU:DAT	Data Input	100 kHz mode	250	—	ns	(Note 2)		
		Setup Time	400 kHz mode	100	_	ns			
92	Tsu:sto	STO Stop Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms			
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	Ī		
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns			
			400 kHz mode		1000	ns			
			1 MHz mode ⁽¹⁾		—	ns			
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	ms	Time the bus must be free		
			400 kHz mode	1.3		ms	before a new transmission can start		
D102	Св	Bus Capacitive Lo	bading	_	400	pF			

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.


2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.



#### TABLE 28-23: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid	PIC18 <b>F</b> XXXX	_	40	ns	
			PIC18LFXXXX	_	100	ns	VDD = 2.0V
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18FXXXX	_	20	ns	
		(Master mode)	PIC18LFXXXX	_	50	ns	VDD = 2.0V
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18FXXXX	—	20	ns	
			PIC18 <b>LF</b> XXXX	_	50	ns	VDD = 2.0V


#### FIGURE 28-20: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 28-24: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	<u>SYNC RCV (MASTER &amp; SLAVE)</u> Data Hold before CK ↓ (DT hold time)	10		ns	
126	TCKL2DTL	Data Hold after CK $\downarrow$ (DT hold time)	15		ns	

### FIGURE 28-21: USB SIGNAL TIMING




### TABLE 28-25: USB LOW-SPEED TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Tlr	Transition Rise Time	75		300	ns	CL = 200 to 600 pF
	Tlf	Transition Fall Time	75	_	300	ns	CL = 200 to 600 pF
	Tlrfm	Rise/Fall Time Matching	80		125	%	

### TABLE 28-26: USB FULL-SPEED REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Tfr	Transition Rise Time	4	_	20	ns	CL = 50 pF
	Tff	Transition Fall Time	4	—	20	ns	CL = 50 pF
	TFRFM	Rise/Fall Time Matching	90	—	111.1	%	



### FIGURE 28-22: STREAMING PARALLEL PORT TIMING (PIC18F4455/4550)

### TABLE 28-27: STREAMING PARALLEL PORT REQUIREMENTS (PIC18F4455/4550)


Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
	ToeF2adR	OESPP Falling Edge to CSSPP Rising Edge, Address Out	0	5	ns	
	ToeF2adV	OESPP Falling Edge to Address Out Valid	0	5	ns	
	ToeR2adI	OESPP Rising Edge to Address Out Invalid	0	5	ns	
	ToeF2daR	OESPP Falling Edge to CSSPP Rising Edge, Data Out	0	5	ns	
	ToeF2daV	OESPP Falling Edge to Address Out Valid	0	5	ns	
	ToeR2dal	OESPP Rising Edge to Data Out Invalid	0	5	ns	

### TABLE 28-28: A/D CONVERTER CHARACTERISTICS: PIC18F2455/2550/4455/4550 (INDUSTRIAL) PIC18LF2455/2550/4455/4550 (INDUSTRIAL)

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution			10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linearity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error	_	_	<±1.5	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error	_	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity	Guaranteed ⁽¹⁾		—	$VSS \leq VAIN \leq VREF$	
A20	$\Delta V$ Ref	Reference Voltage Range (VREFH – VREFL)	1.8 3			V V	VDD < 3.0V VDD ≥ 3.0V
A21	Vrefh	Reference Voltage High	Vss		Vrefh	V	
A22	Vrefl	Reference Voltage Low	Vss - 0.3V	_	Vdd - 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL		Vrefh	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—		2.5	kΩ	
A50	IREF	VREF Input Current ⁽²⁾			5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.



#### FIGURE 28-23: A/D CONVERSION TIMING

Param No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions
130	TAD	A/D Clock Period	PIC18FXXXX	0.7	25.0 ⁽¹⁾	μs	Tosc based, VREF $\geq$ 3.0V
			PIC18LFXXXX	1.4	25.0 ⁽¹⁾	μs	VDD = 2.0V, TOSC based, VREF full range
			PIC18FXXXX	TBD	1	μs	A/D RC mode
			PIC18LFXXXX	TBD	3	μs	VDD = 2.0V, A/D RC mode
131	TCNV	Conversion Time (not including acquisition	Conversion Time (not including acquisition time) ⁽²⁾		12	Tad	
132	TACQ	Acquisition Time ⁽³⁾		1.4 TBD		μs μs	-40°C to +85°C 0°C ≤ to ≤ +85°C
135	Tswc	Switching Time from C	onvert $ ightarrow$ Sample	—	(Note 4)		
137	TDIS	Discharge Time		0.2		μs	

### TABLE 28-29: A/D CONVERSION REQUIREMENTS

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

**3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is  $50\Omega$ .

4: On the following cycle of the device clock.

# 29.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

NOTES:

# **30.0 PACKAGING INFORMATION**

### 30.1 Package Marking Information

### 28-Lead PDIP (Skinny DIP)



Example




Example



# PIC18F2550-E/SO®3 0710017

#### 40-Lead PDIP

28-Lead SOIC



#### Example



Legend	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

# Package Marking Information (Continued)


44-Lead TQFP



44-Lead QFN



Example



Example




### 30.2 Package Details

The following sections give the technical details of the packages.

### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimens	ion Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B

### 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E		10.30 BSC	
Molded Package Width	E1		7.50 BSC	
Overall Length	D		17.90 BSC	
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle Top	¢	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	_	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

# 40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		40	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eВ	-	-	.700

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B


### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW

**BOTTOM VIEW** 





	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

NOTES:

# APPENDIX A: REVISION HISTORY

### Revision A (May 2004)

Original data sheet for PIC18F2455/2550/4455/4550 devices.

### **Revision B (October 2004)**

This revision includes updates to the Electrical Specifications in **Section 28.0 "Electrical Characteristics"** and includes minor corrections to the data sheet text.

### **Revision C (February 2006)**

This revision includes updates to Section 19.0 "Master Synchronous Serial Port (MSSP) Module", Section 20.0 "Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)" and the Electrical Specifications in Section 28.0 "Electrical Characteristics" and includes minor corrections to the data sheet text.

### **Revision D (January 2007)**

This revision includes updates to the packaging diagrams.

# APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE	DIFFERENCES
-------------------	-------------

Features	PIC18F2455	PIC18F2550	PIC18F4455	PIC18F4550
Program Memory (Bytes)	24576	32768	24576	32768
Program Memory (Instructions)	12288	16384	12288	16384
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/ PWM Modules	0	0	1	1
Parallel Communications (SPP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	10 input channels	10 input channels	13 input channels	13 input channels
Packages	28-pin PDIP 28-pin SOIC	28-pin PDIP 28-pin SOIC	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN

### APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

**Not Applicable** 

# APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

# APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442".* The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

# APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration"*. This Application Note is available as Literature Number DS00726.

NOTES:

# PIC18F2455/2550/4455/4550

### INDEX

A/D2	59
Acquisition Requirements2	
ADCON0 Register	
ADCON1 Register2	
ADCON2 Register 2	
ADRESH Register259, 2	62
ADRESL Register2	59
Analog Port Pins, Configuring2	
Associated Registers2	
Configuring the Module2	
Conversion Clock (TAD)2	
Conversion Requirements	
Conversion Status (GO/DONE Bit)2	
Conversions2	67
Converter Characteristics 3	
Converter Interrupt, Configuring2	63
Discharge2	
Operation in Power-Managed Modes2	66
Selecting and Configuring	
Acquisition Time2	
Special Event Trigger (CCP2)2	
Special Event Trigger (ECCP)1	50
Use of the CCP2 Trigger2	68
Absolute Maximum Ratings3	61
AC (Timing) Characteristics 3	78
Load Conditions for Device Timing	
Specifications3	79
Parameter Symbology3	
Temperature and Voltage Specifications	
Timing Conditions3	79
AC Characteristics	
Internal RC Accuracy3	
·····,	81
Access Bank	
Access Bank Mapping with Indexed Literal Offset Mode	77
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT	77 27
Access Bank Mapping with Indexed Literal Offset Mode	77 27 27
Access Bank Mapping with Indexed Literal Offset Mode	77 27 27 59
Access Bank Mapping with Indexed Literal Offset Mode	77 27 27 59 62
Access Bank Mapping with Indexed Literal Offset Mode	77 27 27 59 62 59
Access Bank Mapping with Indexed Literal Offset Mode	77 27 27 59 62 59 59
Access Bank Mapping with Indexed Literal Offset Mode	77 27 27 59 62 59 59 59
Access Bank Mapping with Indexed Literal Offset Mode	77 27 59 62 59 59 50
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADCIN2 Register       3         ADLW       3         ADLW       3	77 27 59 62 59 59 50 13 50
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADDLW       3         ADDULNK       3         ADWF       3	77 27 59 62 59 50 13 50 13
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADLW       3         ADLW       3         ADULNK       3         ADWFC       3	77 27 59 62 59 50 13 50 13 14
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADDLW       3         ADLW       3         ADLW       3         ADULNK       3         ADWFC       3         ADRESH Register       2	77 27 59 62 59 50 13 50 13 14 59
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADDLW       3         ADLW       3         ADULNK       3         ADWFC       3         ADRESH Register       2         ADRESL Register       2	77 27 59 62 59 50 13 50 13 14 59
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADDLW       3         ADLW       3         ADULNK       3         ADWFC       3         ADRESH Register       2         ADRESL Register       259, 2         Analog-to-Digital Converter. See A/D.       2	77 27 59 62 59 50 13 50 13 14 59 62
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADDLW       3         ADDULNK       3         ADWFC       3         ADRESH Register       2         ADRESL Register       259, 2         Analog-to-Digital Converter. See A/D.       and BSR	77 27 59 62 59 50 13 50 13 14 59 62 77
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADDLW       3         ADLW       3         ADULNK       3         ADWFC       3         ADRESH Register       259, 2         Analog-to-Digital Converter. See A/D.       3         ANDLW       3	77 27 59 62 59 50 13 50 13 14 59 62 77 14
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADDLW       3         ADULNK       3         ADWFC       3         ADRESH Register       259, 2         Analog-to-Digital Converter. See A/D.       3         ANDLW       3         ANDLW       3         ANDLW       3	77 27 59 62 59 50 13 50 13 14 59 62 77 14
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADDLW       3         ADLW       3         ADULNK       3         ADWFC       3         ADRESH Register       259, 2         Analog-to-Digital Converter. See A/D.       3         ANDLW       3	77 27 59 59 50 13 50 13 14 59 62 77 14 15
Access Bank         Mapping with Indexed Literal Offset Mode         ACKSTAT         ACKSTAT Status Flag         2         ADCON0 Register         2         GO/DONE Bit         2         ADCON1 Register         2         ADCON2 Register         2         ADDON2 Register         2         ADDILW         3         ADDULNK         3         ADDWFC         3         ADRESH Register         259, 2         Analog-to-Digital Converter. See A/D.         and BSR         ANDLW         3         ANDLW         3         ANDLW         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3 <t< td=""><td>77 27 59 59 50 13 50 13 14 59 62 77 14 15</td></t<>	77 27 59 59 50 13 50 13 14 59 62 77 14 15
Access Bank Mapping with Indexed Literal Offset Mode	77 27 59 59 50 13 50 14 59 62 77 14 15 58
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADDLW       3         ADDLW       3         ADDULNK       3         ADDWFC       3         ADRESH Register       259, 2         Analog-to-Digital Converter. See A/D.       3         ANDLW       3         ANDLW       3         ANDWF       3         ANDLW       3         ANDLW       3         ANDLW       3         ANDLW       3         ANDWF       3         Assembler       3         MPASM Assembler       3         Baud Rate Generator       2	77 27 59 62 59 50 13 50 13 14 59 62 77 14 15 58 23
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADDUNX Register       2         ADDULW       3         ADDWF       3         ADDWF       3         ADRESH Register       259, 2         Analog-to-Digital Converter. See A/D.       3         ANDLW       3         ANDWF       3         Assembler       3         MPASM Assembler       3         Baud Rate Generator       2         BC       3	77 27 59 62 59 50 13 50 14 59 62 77 14 15 58 23 15
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADDUN Register       2         ADDUN Register       2         ADDVF Register       2         ADDLW       3         ADDWF       3         ADDWF       3         ADDWFC       3         ADRESH Register       259, 2         Analog-to-Digital Converter. See A/D.       3         and BSR       3         ANDLW       3         ANDWF       3         ASsembler       3         MPASM Assembler       3         B       3         Baud Rate Generator       2         BCF       3	77 27 59 59 50 50 50 50 50 50 50 50 50 50 50 50 50
Access Bank       Mapping with Indexed Literal Offset Mode         ACKSTAT       2         ACKSTAT Status Flag       2         ADCON0 Register       2         GO/DONE Bit       2         ADCON1 Register       2         ADCON2 Register       2         ADCON2 Register       2         ADDUNX Register       2         ADDULW       3         ADDWF       3         ADDWF       3         ADRESH Register       259, 2         Analog-to-Digital Converter. See A/D.       3         ANDLW       3         ANDWF       3         Assembler       3         MPASM Assembler       3         Baud Rate Generator       2         BC       3	77 27 59 59 50 130 14 59 71 45 23 15 23 15 23 15 23 15 23 15 23 15 23 25 25 25 25 25 25 25 25 25 25 25 25 25

Block Diagrams	
A/D	62
Analog Input Model 20	63
Baud Rate Generator22	23
Capture Mode Operation14	
Comparator Analog Input Model 2	
Comparator I/O Operating Modes2	
Comparator Output 2	
Comparator Voltage Reference 2	76
Comparator Voltage Reference Output	
Buffer Example 2	77
Compare Mode Operation14	
Device Clock	
Enhanced PWM1	
EUSART Receive2	
EUSART Transmit24	48
External Power-on Reset Circuit	
(Slow VDD Power-up)	
Fail-Safe Clock Monitor	
Generic I/O Port 1	
High/Low-Voltage Detect with External Input	
MSSP (I ² C Master Mode)22	21
MSSP (I ² C Mode)	02
MSSP (SPI Mode)1	
On-Chip Reset Circuit	
PIC18F2455/2550	
PIC18F4455/4550	
PLL (HS Mode)	
PWM Operation (Simplified)14	
Reads from Flash Program Memory	
Single Comparator	
SPP Data Path	
Table Read Operation	
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode12	
Timer0 in 8-Bit Mode12	
Timer1	
Timer1 (16-Bit Read/Write Mode) 13	
Timer2 1:	
Timer3	
Timer3 (16-Bit Read/Write Mode)13	
USB Interrupt Logic	
USB Peripheral and Options	
Watchdog Timer	-
BN	
BNC	
BNN	
BNOV	
BNZ	18
BOR. See Brown-out Reset.	~4
BOV	
BRA	
Break Character (12-Bit) Transmit and Receive	53
BRG. See Baud Rate Generator.	40
Brown-out Reset (BOR)	
Detecting	
Disabling in Sleep Mode	
Software Enabled	
BSF	-
BTFSC	
BTFSS	-
BZ	

# **C**

C Compilers	
MPLAB C18	358
MPLAB C30	358
CALL	
CALLW	
Capture (CCP Module)	
CCP Pin Configuration	
CCPRxH:CCPRxL Registers	
Prescaler	
Software Interrupt Timer1/Timer3 Mode Selection	
Capture (ECCP Module)	
Capture/Compare (CCP Module)	
Associated Registers	145
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture.	
CCP Mode and Timer Resources	
CCP2 Pin Assignment	
CCPRxH Register	
CCPRxL Register	
Compare Mode. See Compare.	
Interaction of Two CCP Modules for	
Timer Resources	
Module Configuration	
Clock Sources	31
Effects of Power-Managed Modes	
Selecting the 31 kHz Source	
Selection Using OSCCON Register	
CLRF	
CLRWDT	
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	
Data EEPROM Read	
Data EEPROM Refresh Routine	
Data EEPROM Write	
Erasing a Flash Program Memory Row	
Fast Register Stack	
How to Clear RAM (Bank 1) Using	
Indirect Addressing	72
Implementing a Real-Time Clock Using a	
Timer1 Interrupt Service	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Loading the SSPBUF (SSPSR) Register	
Reading a Flash Program Memory Word	83
Saving STATUS, WREG and BSR	100
Registers in RAM Writing to Flash Program Memory	
Code Protection	
COMF	
COMP	
Analog Input Connection Considerations	
Associated Registers	
Configuration	
Effects of a Reset	
Interrupts	

Operation2	
Operation During Sleep 2	272
Outputs 2	271
Reference2	271
External Signal 2	271
Internal Signal 2	271
Response Time 2	271
Comparator Specifications 3	375
Comparator Voltage Reference 2	275
Accuracy and Error 2	276
Associated Registers 2	277
Configuring	
Connection Considerations 2	276
Effects of a Reset 2	276
Operation During Sleep 2	276
Compare (CCP Module) 1	44
CCP Pin Configuration1	44
CCPRx Register 1	44
Software Interrupt 1	44
Special Event Trigger 139, 144, 2	
Timer1/Timer3 Mode Selection 1	44
Compare (ECCP Module) 1	50
Special Event Trigger 1	50
Configuration Bits	286
Configuration Register Protection	305
Context Saving During Interrupts 1	09
Conversion Considerations 4	10
CPFSEQ	324
CPFSGT	325
CPFSLT	325
Crystal Oscillator/Ceramic Resonator	25
Customer Change Notification Service 4	23
Customer Notification Service	23
Customer Support 4	

# D

Data Addressing Modes	72
Comparing Addressing Modes with the	
Extended Instruction Set Enabled	
Direct	
Indexed Literal Offset	
Indirect	
Inherent and Literal	
Data EEPROM	
Code Protection	305
Data EEPROM Memory	89
Associated Registers	93
EECON1 and EECON2 Registers	89
Operation During Code-Protect	
Protection Against Spurious Write	
Reading	
Using	92
Write Verify	
Writing	91
Data Memory	
Access Bank	65
and the Extended Instruction Set	
Bank Select Register (BSR)	63
General Purpose Registers	
Map for PIC18F2455/2550/4455/4550 Devices	
Special Function Registers	
Мар	
USB RAM	63
DAW	326
DC and AC Characteristics	
Graphs and Tables	399

# PIC18F2455/2550/4455/4550

DC Characteristics	372
Power-Down and Supply Current	364
Supply Voltage	363
DCFSNZ	327
DECF	326
DECFSZ	327
Dedicated ICD/ICSP Port	305
Development Support	357
Device Differences	
Device Overview	7
Features (table)	9
New Core Features	7
Other Special Features	8
Device Reset Timers	47
Oscillator Start-up Timer (OST)	47
PLL Lock Time-out	47
Power-up Timer (PWRT)	47
Direct Addressing	73

### Е

Effect on Standard PIC Instructions75	
Effect on Standard PIC MCU Instructions	
Electrical Characteristics	
Enhanced Capture/Compare/PWM (ECCP)	
Associated Registers	
Capture and Compare Modes	
Capture Mode. See Capture (ECCP Module).	
Outputs and Configuration	
Pin Configurations for ECCP1	
PWM Mode. See PWM (ECCP Module).	
Standard PWM Mode	
Timer Resources150	
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART). See EUSART.	
Equations	
A/D Acquisition Time264	
A/D Minimum Charging Time264	
Calculating the Minimum Required	
A/D Acquisition Time264	
Errata5	
EUSART	
Asynchronous Mode247	
12-Bit Break Transmit and Receive	
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Sync Break Character	
Receiver	
Setting up 9-Bit Mode with	
Address Detect	
Transmitter	
Baud Rate Generator	
Operation in Power-Managed Modes	
Baud Rate Generator (BRG)	
Associated Registers	
Auto-Baud Rate Detect	
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes243	
High Baud Rate Select (BRGH Bit)241	
Sampling241	
Synchronous Master Mode254	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception256	
Transmission	

Synchronous Slave Mode	. 257
Associated Registers, Receive	. 258
Associated Registers, Transmit	. 257
Reception	. 258
Transmission	
Extended Instruction Set	. 349
ADDFSR	. 350
ADDULNK	. 350
and Using MPLAB IDE Tools	. 356
CALLW	. 351
Considerations for Use	. 354
MOVSF	. 351
MOVSS	. 352
PUSHL	. 352
SUBFSR	. 353
SUBULNK	. 353
Syntax	. 349
External Clock Input	

### F

Fail-Safe Clock Monitor	285 300
Exiting the Operation	
Interrupts in Power-Managed Modes	
POR or Wake-up from Sleep	
WDT During Oscillator Failure	
Fast Register Stack	
0	
Firmware Instructions	
Flash Program Memory	
Associated Registers	
Control Registers	
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erase Sequence	84
Erasing	
Operation During Code-Protect	87
Protection Against Spurious Writes	87
Reading	83
Table Pointer	
Boundaries Based on Operation	82
Table Pointer Boundaries	82
Table Reads and Table Writes	
Unexpected Termination of Write	
Write Sequence	
Write Verify	
Writing To	
FSCM. See Fail-Safe Clock Monitor.	

# G

GOTO	 	 	 328

### Н

Hardware Multiplier	95
Introduction	
Operation	95
Performance Comparison	95

# PIC18F2455/2550/4455/4550

High/Low-Voltage Detect	
Applications	
Associated Registers	
Characteristics	
Current Consumption	
Effects of a Reset	
Operation	
During Sleep	
Setup	
Start-up Time	
Typical Application	
HLVD. See High/Low-Voltage Detect.	

# I

I/O Ports	111
I ² C Mode (MSSP)	
Acknowledge Sequence Timing	230
Associated Registers	
Baud Rate Generator	223
Bus Collision	
During a Repeated Start Condition	234
During a Stop Condition	
Clock Arbitration	
Clock Stretching	216
10-Bit Slave Receive Mode (SEN = 1)	216
10-Bit Slave Transmit Mode	216
7-Bit Slave Receive Mode (SEN = 1)	
7-Bit Slave Transmit Mode	
Clock Synchronization and the CKP Bit	217
Effect of a Reset	
General Call Address Support	
I ² C Clock Rate w/BRG	
Master Mode	
Operation	
Reception	
Repeated Start Condition Timing	
Start Condition Timing	
Transmission	
Transmit Sequence	
Multi-Master Communication, Bus Collision	
and Arbitration	231
Multi-Master Mode	
Operation	
Read/Write Bit Information (R/W Bit)	
Registers	
Serial Clock (RB1/AN10/INT1/SCK/SCL)	
,	
Slave Mode	
Addressing	
Addressing Masking	
Reception	
Transmission	
Sleep Operation	
Stop Condition Timing	
ID Locations	
Idle Modes	
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	285, 305
Indexed Literal Offset Addressing	
and Standard PIC18 Instructions	
Indexed Literal Offset Mode	, ,
Indirect Addressing	
INFSNZ	
Initialization Conditions for all Registers	51–55

Instruction Cycle	. 61
Clocking Scheme	
Flow/Pipelining	
Instruction Set	
ADDWF	
ADDWF (Indexed Literal Offset mode)	
ADDWFC	
ANDLW	314
ANDWF	
BC BCF	
BCFBN	
BNC	
BNN	
BNOV	318
BNZ	
BOV	
BRA BSF	
BSF (Indexed Literal Offset mode)	
BTFSC	
BTFSS	
BTG	
BZ	322
CALL	
CLRF	
CLRWDT	
COMF CPFSEQ	
CPFSEQ	
CPFSLT	
DAW	
DCFSNZ	
DECF	326
DECFSZ	
General Format	
GOTO	
INCFINCFSZ	
INCF3Z INFSNZ	
IORLW	
IORWF	
LFSR	331
MOVF	331
MOVFF	
MOVLB	
MOVLW MOVWF	
MULLW	
MULWF	
NEGF	
NOP	335
Opcode Field Descriptions	
POP	
PUSH	
RCALL	
RESET RETFIE	
RETFIE	
RETURN	
RLCF	
RLNCF	
RRCF	
RRNCF	341

# PIC18F2455/2550/4455/4550

SETF
SETF (Indexed Literal Offset mode)
SLEEP
Standard Instructions
SUBFWB
SUBLW
SUBWF
SUBWFB
SWAPF
TBLRD
TBLWT
TSTFSZ
XORLW
XORWF
INTCON Register
RBIF Bit
INTCON Registers
Inter-Integrated Circuit. See I ² C.
Internal Oscillator Block
Adjustment
OSCTUNE Register
Use with WDT
Internet Address
Interrupt Sources
A/D Conversion Complete
Capture Complete (CCP)
Compare Complete (CCP)
Interrupt-on-Change (RB7:RB4)114
INTn Pin109
PORTB, Interrupt-on-Change109
TMR0109
TMR0 Overflow127
TMR1 Overflow129
TMR2 to PR2 Match (PWM) 146, 151
TMR3 Overflow137, 139
Interrupts97
Logic (diagram)98
USB
Interrupts, Flag Bits
Interrupt-on-Change (RB7:RB4) Flag
(RBIF Bit)114
INTOSC Frequency Drift27
INTOSC, INTRC. See Internal Oscillator Block.
IORLW
IORWF
IPR Registers
1
L
LFSR
Low-Voltage ICSP Programming. See Single-Supply
ICSP Programming.
Μ
Master Clear Reset (MCLR)45

Master Clear Reset (MCLR)	45
Master Synchronous Serial Port (MSSP). See MSSP.	
Memory Organization	57
Data Memory	63
Program Memory	57
Memory Programming Requirements	374
Microchip Internet Web Site	423
Migration from Baseline to Enhanced Devices	410
Migration from High-End to Enhanced Devices	411
Migration from Mid-Range to Enhanced Devices	411

MOVF
MOVFF
MOVLB
MOVLW
MOVSF
MOVSS
MOVWF
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB ICD 2 In-Circuit Debugger
MPLAB ICE 2000 High-Performance
Universal In-Circuit Emulator
MPLAB ICE 4000 High-Performance
Universal In-Circuit Emulator
MPLAB Integrated Development
Environment Software
MPLAB PM3 Device Programmer
MPLINK Object Linker/MPLIB Object Librarian
MSSP
ACK Pulse
Control Registers (general) 193
I ² C Mode. See I ² C Mode.
Module Overview 193
SPI Master/Slave Connection 197
SPI Mode. See SPI Mode.
SSPBUF 198
SSPSR
MULLW
MULWF
Ν
NEGF
NEGF
NEGF
NEGF         335           NOP         335           O         Oscillator Configuration         23
NEGF       335         NOP       335         O       Oscillator Configuration       23         EC       23
NEGF       335         NOP       335         O       0         Oscillator Configuration       23         EC       23         ECIO       23
NEGF       335         NOP       335         O       23         EC       23         ECIO       23         ECPIO       23
NEGF       335         NOP       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPIO       23         ECPLL       23
NEGF       335         NOP       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPIO       23         ECPLL       23         HS       23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         Internal Oscillator Block       27
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         Internal Oscillator Block       27         INTHS       23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         Internal Oscillator Block       27         INTHS       23         INTIO       23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPIO       23         ECPLL       23         HS       23         INTCKO       23         Internal Oscillator Block       27         INTHS       23         INTIO       23         INTXT       23
NEGF335NOP335O0Oscillator Configuration23EC23ECIO23ECPIO23ECPLL23HS23HS23INTCKO23Internal Oscillator Block27INTHS23INTIO23INTIO23INTXT23Oscillator Modes and USB Operation23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         INTCKO       23         Internal Oscillator Block       27         INTHS       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTERAL SCIENCE       23         INTHS       23         INTIO       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         XTPLL       23
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTCKO       23         INTHS       23         INTIO       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         XTPLL       23         Oscillator Selection       285
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTRS       23         INTIO       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         XTPLL       23         Oscillator Selection       285         Oscillator Settings for USB       29
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTCKO       23         INTIO       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         Oscillator Selection       285         Oscillator Settings for USB       29         Oscillator Start-up Timer (OST)       33, 47
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTRS       23         INTIO       23         INTIN       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         Oscillator Selection       285         Oscillator Settings for USB       29         Oscillator Start-up Timer (OST)       33, 47         Oscillator Switching       31
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTRS       23         INTIO       23         INTIN       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         Oscillator Selection       285         Oscillator Settings for USB       29         Oscillator Start-up Timer (OST)       33, 47         Oscillator Transitions       32
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTRS       23         INTIO       23         INTIN       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         Oscillator Selection       285         Oscillator Settings for USB       29         Oscillator Start-up Timer (OST)       33, 47         Oscillator Switching       31
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTRS       23         INTIO       23         INTIN       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         Oscillator Selection       285         Oscillator Settings for USB       29         Oscillator Start-up Timer (OST)       33, 47         Oscillator Transitions       32
NEGF       335         NOP       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HS       23         INTCKO       23         INTCKO       23         INTCKO       23         INTIO       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         Oscillator Selection       285         Oscillator Settings for USB       29         Oscillator Switching       31         Oscillator Transitions       32         Oscillator, Timer1       129, 139         Oscillator, Timer3       137
NEGF       335         NOP       335         O       335         O       23         EC       23         ECIO       23         ECPIO       23         ECPLL       23         HS       23         HSPLL       23         INTCKO       23         INTCKO       23         INTHS       23         INTIO       23         INTIO       23         INTXT       23         Oscillator Modes and USB Operation       23         XT       23         Oscillator Selection       285         Oscillator Settings for USB       29         Oscillator Start-up Timer (OST)       33, 47         Oscillator Transitions       32         Oscillator, Timer1       129, 139

# F

Packaging Information 40	01
Details 40	03
Marking 40	01
PICSTART Plus Development Programmer	60
PIE Registers 10	04

Pin Functions
MCLR/VPP/RE312, 16
NC/ICCK/ICPGC21
NC/ICDT/ICPGD21
NC/ICPORTS21
NC/ICRST/ICVPP21
OSC1/CLKI
OSC2/CLKO/RA6
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+13, 17
RA4/T0CKI/C1OUT/RCV
RA5/AN4/SS/HLVDIN/C2OUT
RB0/AN12/INT0/FLT0/SDI/SDA
RB1/AN10/INT1/SCK/SCL
RB2/AN8/INT2/VMO14, 18
RB3/AN9/CCP2/VPO14, 18
RB4/AN11/KBI014
RB4/AN11/KBI0/CSSPP18
RB5/KBI1/PGM14, 18
RB6/KBI2/PGC
RB7/KBI3/PGD
RC0/T10S0/T13CKI
RC1/T1OSI/CCP2/UOE
RC2/CCP1
RC2/CCP1/P1A
RC4/D-/VM
RC5/D+/VP
RC6/TX/CK
RC7/RX/DT/SDO
RD0/SPP0
RD1/SPP1
RD2/SPP2
RD3/SPP3
RD4/SPP4
RD5/SPP5/P1B
RD6/SPP6/P1C
RD7/SPP7/P1D
RE0/AN5/CK1SPP
RE1/AN6/CK2SPP
RE2/AN7/OESPP
VDD
Vss
VUSB
Pinout I/O Descriptions
PIC18F2455/2550
PIC18F4455/4550
PIR Registers
PLL Frequency Multiplier
HSPLL, XTPLL, ECPLL and ECPIO
Oscillator Modes
PLL Lock Time-out
POP
POR. See Power-on Reset.
PORTA
Associated Registers113
I/O Summary
LATA Register
PORTA Register
TRISA Register
5

PORTB
Associated Registers 116
I/O Summary
LATB Register 114
PORTB Register 114
RB1/AN10/INT1/SCK/SCL Pin
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 114
TRISB Register 114
PORTC
Associated Registers 119
I/O Summary
LATC Register 117
PORTC Register 117
TRISC Register 117
PORTD
Associated Registers 122
I/O Summary 121
LATD Register 120
PORTD Register 120
TRISD Register
PORTE
Associated Registers
I/O Summary
LATE Register
PORTE Register
TRISE Register
Postscaler, WDT
Assignment (PSA Bit)
Rate Select (T0PS2:T0PS0 Bits)
Power-Managed Modes
and Multiple Sleep Commands
and PWM Operation
Clock Sources
Clock Transitions and Status Indicators
Entering
Exiting Idle and Sleep Modes
by Interrupt
by Reset
by WDT Time-out
Without an Oscillator Start-up Delay
Idle
Idle Modes
PRI_IDLE
RC_IDLE
SEC IDLE
Run Modes
PRI RUN
RC RUN
SEC_RUN
Selecting
Sleep
Power-on Reset (POR)
Oscillator Start-up Timer (OST)
Power-up Timer (PWRT)
Time-out Sequence
Power-up Delays
Power-up Timer (PWRT)
Timer2
Prescaler, Timer0
Rate Select (T0PS2:T0PS0 Bits)

# PIC18F2455/2550/4455/4550

Dresseler TimerO (447
Prescaler, Timer2
PRI_IDLE Mode40
PRI_RUN Mode
Program Counter
PCL, PCH and PCU Registers
PCLATH and PCLATU Registers
-
Program Memory
and the Extended Instruction Set75
Code Protection
Instructions62
Two-Word62
Interrupt Vector57
Look-up Tables
Map and Stack (diagram)57
Reset Vector
Program Verification and Code Protection
Associated Registers
Programming, Device Instructions
Pulse-Width Modulation. See PWM (CCP Module)
and PWM (ECCP Module).
PUSH
PUSH and POP Instructions
PUSHL
PWM (CCP Module)
Associated Registers 148
Auto-Shutdown (CCP1 Only)147
Duty Cycle146
Example Frequencies/Resolutions
Period
Setup for PWM Operation
TMR2 to PR2 Match146
PWM (ECCP Module)151
CCPR1H:CCPR1L Registers151
Direction Change in Full-Bridge
Output Mode 156
Duty Cycle
Effects of a Reset
Enhanced PWM Auto-Shutdown
Enhanced PWM Mode
Example Frequencies/Resolutions
Full-Bridge Application Example 156
Full-Bridge Mode 155
Half-Bridge Mode 154
Half-Bridge Output Mode
Applications Example154
Operation in Power-Managed Modes
Operation with Fail-Safe Clock Monitor
Output Configurations
Output Relationships (Active-High)153
Output Relationships (Active-Low) 153
Period151
Programmable Dead-Band Delay
Setup for PWM Operation161
Start-up Considerations
TMR2 to PR2 Match
Q
Q Clock
Q CIUCK
R

RAM. See Data Memory.	
RC_IDLE Mode	41
RC_RUN Mode	
RCALL	337
RCON Register	
Bit Status During Initialization	50

Reader Response 424
Register File
Register File Summary
Registers
ADCON0 (A/D Control 0)
ADCON1 (A/D Control 1) 260
ADCON2 (A/D Control 2) 261
BAUDCON (Baud Rate Control) 240
BDnSTAT (Buffer Descriptor n Status,
CPU Mode) 173
BDnSTAT (Buffer Descriptor n Status,
SIE Mode) 174
CCP1CON (ECCP Control) 149
CCPxCON (Standard CCPx Control) 141
CMCON (Comparator Control) 269
CONFIG1H (Configuration 1 High)
CONFIG1L (Configuration 1 Low)
CONFIG2H (Configuration 2 High) 290
CONFIG2L (Configuration 2 Low)
CONFIG3H (Configuration 3 High) 291
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High) 293
CONFIG5L (Configuration 5 Low) 293
CONFIG6H (Configuration 6 High) 294
CONFIG6L (Configuration 6 Low)
CONFIG7H (Configuration 7 High) 295
CONFIG7L (Configuration 7 Low)
CVRCON (Comparator Voltage
Reference Control) 275
DEVID1 (Device ID 1)
DEVID2 (Device ID 2)
ECCP1AS (Enhanced Capture/Compare/PWM
Auto-Shutdown Control) 159
ECCP1DEL (PWM Dead-Band Delay) 158
EECON1 (Data EEPROM Control 1) 81, 90
HLVDCON (High/Low-Voltage
Detect Control)
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2) 100
INTCON3 (Interrupt Control 3) 101
IPR1 (Peripheral Interrupt Priority 1) 106
IPR2 (Peripheral Interrupt Priority 2)
OSCCON (Oscillator Control)
OSCTUNE (Oscillator Tuning) 28
PIE1 (Peripheral Interrupt Enable 1) 104
PIE2 (Peripheral Interrupt Enable 2) 105
PIR1 (Peripheral Interrupt Request
(Flag) 1) 102
PIR2 (Peripheral Interrupt Request
(Flag) 2) 103
PORTE 123
RCON (Reset Control) 44, 108
RCSTA (Receive Status and Control)
SPPCFG (SPP Configuration) 188
SPPCON (SPP Control) 187
SPPEPS (SPP Endpoint Address
and Status)
SSPCON1 (MSSP Control 1, I ² C Mode)
SSPCON1 (MSSP Control 1, SPI Mode) 195
SSPCON2 (MSSP Control 2, I ² C
Master Mode) 205
SSPCON2 (MSSP Control 2, I ² C
Slave Mode)
SSPSTAT (MSSP Status, I ² C Mode)
SSPSTAT (MSSP Status, SPI Mode) 194

STATUS	
STKPTR (Stack Pointer)	
T0CON (Timer0 Control)	
T1CON (Timer1 Control)	129
T2CON (Timer2 Control)	135
T3CON (Timer3 Control)	
TXSTA (Transmit Status and Control)	
UCFG (USB Configuration)	166
UCON (USB Control)	
UEIE (USB Error Interrupt Enable)	182
UEIR (USB Error Interrupt Status)	
UEPn (USB Endpoint n Control)	169
UIE (USB Interrupt Enable)	180
UIR (USB Interrupt Status)	178
USTAT (USB Status)	168
WDTCON (Watchdog Timer Control)	298
RESET	337
Reset State of Registers	50
Resets	
Brown-out Reset (BOR)	
Oscillator Start-up Timer (OST)	
Power-on Reset (POR)	
Power-up Timer (PWRT)	
RETFIE	338
RETLW	338
RETURN	339
Return Address Stack	58
and Associated Registers	
Return Stack Pointer (STKPTR)	59
Revision History	409
RLCF	339
RLNCF	
RRCF	340
RRNCF	341
•	

### S

SCK	193
SDI	193
SDO	193
SEC_IDLE Mode	40
SEC_RUN Mode	
Serial Clock, SCK	193
Serial Data In (SDI)	193
Serial Data Out (SDO)	193
Serial Peripheral Interface. See SPI Mode.	
SETF	
Slave Select (SS)	193
SLEEP	342
Sleep	
OSC1 and OSC2 Pin States	33
Sleep Mode	39
Software Simulator (MPLAB SIM)	358
Special Event Trigger. See Compare (CCP Module).	
Special Event Trigger. See Compare (ECCP Module).	
Special Features of the CPU	285
Special ICPORT Features	305
SPI Mode (MSSP)	
Associated Registers	201
Bus Mode Compatibility	201
Effects of a Reset	201
Enabling SPI I/O	197
Master Mode	198
Master/Slave Connection	197
Operation	
Operation in Power-Managed Modes	201
Serial Clock	193

Serial Data In	. 193
Serial Data Out	. 193
Slave Mode	. 199
Slave Select	. 193
Slave Select Synchronization	. 199
SPI Clock	. 198
Typical Connection	. 197
SPP. See Streaming Parallel Port.	
<u>SS</u>	. 193
SSPOV	227
SSPOV Status Flag	. 227
SSPSTAT Register	
R/W Bit	209
SSPxSTAT Register	
R/W Bit	207
Stack Full/Underflow Resets	60
STATUS Register	
Streaming Parallel Port	
Associated Registers	
Clocking Data	. 188
Configuration	
Internal Pull-ups	. 188
Interrupts	
Microcontroller Control Setup	. 190
Reading from (Microcontroller Mode)	
Transfer of Data Between USB SIE	
and SPP (diagram)	. 190
USB Control Setup	
Wait States	. 188
Writing to (Microcontroller Mode)	. 190
SUBFSR	
SUBFWB	. 342
SUBLW	
SUBULNK	353
SUBWF	
SUBWFB	
SWAPF	. 344

. _

# Т

T0CON Register	
PSA Bit	127
TOCS Bit	126
T0PS2:T0PS0 Bits	127
T0SE Bit	126
Table Pointer Operations (table)	82
Table Reads/Table Writes	60
TBLRD	345
TBLWT	346
Time-out in Various Situations (table)	47
Timer0	125
16-Bit Mode Timer Reads and Writes	126
Associated Registers	127
Clock Source Edge Select (T0SE Bit)	126
Clock Source Select (T0CS Bit)	126
Operation	126
Overflow Interrupt	127
Prescaler	127
Switching Assignment	127
Prescaler. See Prescaler, Timer0.	
Timer1	129
16-Bit Read/Write Mode	131
Associated Registers	133
Interrupt	
Operation	130

# PIC18F2455/2550/4455/4550

Oscillator	129, 131
Layout Considerations	
Low-Power Option	
Using Timer1 as a Clock Source	
Overflow Interrupt	
Resetting, Using a Special Event	
Trigger Output (CCP)	
Special Event Trigger (ECCP)	
TMR1H Register	
TMR1L Register	
Use as a Real-Time Clock	
Timer2	
Associated Registers	
Interrupt	
Operation	
Output	
PR2 Register	
TMR2 to PR2 Match Interrupt	146, 151
Timer3	
16-Bit Read/Write Mode	
Associated Registers	
Operation	
Oscillator	
Overflow Interrupt	
Special Event Trigger (CCP)	
TMR3H Register	
TMR3L Register	
Timing Diagrams	
A/D Conversion	
Acknowledge Sequence	
Asynchronous Reception (TXCKP = $0$ ,	
TX Not Inverted)	
Asynchronous Transmission (TXCKP = 0.	
Asynchronous Transmission (TXCKP = 0, TX Not Inverted)	
TX Not Inverted)	
TX Not Inverted) Asynchronous Transmission, Back to Back	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted)	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration	
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition	248 246 252 252 252 224 246 233
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR)	248 246 252 252 252 224 246 233
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition	248 246 252 252 224 246 233 383
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1)	248 246 252 252 224 246 233 383
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start	248 246 252 252 224 246 233 383 234
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2)	248 246 252 252 224 246 233 383 234
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2) Bus Collision During a Start	248 246 252 252 224 246 233 383 234 234
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2) Bus Collision During a Start Condition (SCL = 0)	248 246 252 252 224 246 233 383 234 234
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2) Bus Collision During a Start Condition (SCL = 0) Bus Collision During a Start	248 246 252 252 224 246 233 383 234 234 233
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2) Bus Collision During a Start Condition (SCL = 0) Bus Collision During a Start Condition (SDA only)	248 246 252 252 224 246 233 383 234 234 233
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2) Bus Collision During a Start Condition (SCL = 0) Bus Collision During a Start Condition (SDA only) Bus Collision During a Stop	248 246 252 252 224 246 233 383 234 234 233 232
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2) Bus Collision During a Start Condition (SCL = 0) Bus Collision During a Start Condition (SDA only) Bus Collision During a Stop Condition (Case 1)	248 246 252 252 224 246 233 383 234 234 233 232
TX Not Inverted) Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted) Automatic Baud Rate Calculation Auto-Wake-up Bit (WUE) During Normal Operation Auto-Wake-up Bit (WUE) During Sleep Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start Condition Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (Case 1) Bus Collision During a Repeated Start Condition (Case 2) Bus Collision During a Start Condition (SCL = 0) Bus Collision During a Start Condition (SDA only) Bus Collision During a Stop Condition (Case 1) Bus Collision During a Stop	248 246 252 252 224 246 233 383 234 234 233 232 232 235
<ul> <li>TX Not Inverted)</li></ul>	248 246 252 252 224 246 233 383 234 234 233 232 232 235
TX Not Inverted)         Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted)         Automatic Baud Rate Calculation         Auto-Wake-up Bit (WUE) During Normal Operation         Auto-Wake-up Bit (WUE) During Sleep         Baud Rate Generator with Clock Arbitration         BRG Reset Due to SDA Arbitration         During Start Condition         Brown-out Reset (BOR)         Bus Collision During a Repeated Start Condition (Case 1)         Bus Collision During a Repeated Start Condition (SCL = 0)         Bus Collision During a Start Condition (SDA only)         Bus Collision During a Stop Condition (Case 1)         Bus Collision During a Stop         Condition (Case 1)         Bus Collision During a Stop         Condition (Case 2)	248 246 252 252 224 246 233 383 234 234 234 233 232 232 235 235
<ul> <li>TX Not Inverted)</li></ul>	248 246 252 252 224 246 233 383 234 234 234 233 232 232 235 235
<ul> <li>TX Not Inverted)</li></ul>	248 246 252 252 224 246 233 383 234 234 234 233 232 232 235 235 235
TX Not Inverted)         Asynchronous Transmission, Back to Back (TXCKP = 0, TX Not Inverted)         Automatic Baud Rate Calculation         Auto-Wake-up Bit (WUE) During Normal Operation         Auto-Wake-up Bit (WUE) During Sleep         Baud Rate Generator with Clock Arbitration         BRG Overflow Sequence         BRG Reset Due to SDA Arbitration         During Start Condition         Brown-out Reset (BOR)         Bus Collision During a Repeated Start Condition (Case 1)         Bus Collision During a Repeated Start Condition (SCL = 0)         Bus Collision During a Start Condition (SDA only)         Bus Collision During a Stop Condition (Case 1)         Bus Collision During a Stop Condition (Case 2)         Bus Collision for Transmit and Acknowledge         Capture/Compare/PWM (All CCP Modules)	248 246 252 252 224 246 233 383 234 234 234 233 232 235 235 235 235 231 385
<ul> <li>TX Not Inverted)</li></ul>	248 246 252 252 224 246 233 383 234 234 234 234 233 232 235 235 235 235 235 235 235 235

Clock/Instruction Cycle	
(Master/Slave)	
(Master/Slave)	
Example SPI Master Mode (CKE = 0)	36
Example SPI Master Mode (CKE = 1)	37
Example SPI Slave Mode (CKE = 0)	38
Example SPI Slave Mode (CKE = 1)	39
External Clock (All Modes Except PLL)	
Fail-Safe Clock Monitor	
First Start Bit Timing	
Full Bridge DWM Output	-5
Full-Bridge PWM Output	50
Half-Bridge PWM Output	
High/Low-Voltage Detect Characteristics	
High-Voltage Detect (VDIRMAG = 1)	
I ² C Bus Data	<del>)</del> 0
I ² C Bus Start/Stop Bits	
I ² C Master Mode (7 or 10-Bit Transmission)	28
I ² C Master Mode (7-Bit Reception)	29
I ² C Slave Mode (10-Bit Reception, SEN = 0)	13
$I^2C$ Slave Mode (10-Bit Reception,	
SEN = 0, ADMSK 01001)	11
$I^2C$ Slave Mode (10-Bit Reception, SEN = 1)	
I ² C Slave Mode (10-Bit Transmission)	15
$I^2$ C Slave Mode (7-Bit Reception, SEN = 0)	10
I ² C Slave Mode (7-bit Reception, SEN = 0,	
ADMSK = 01011)21	
I ² C Slave Mode (7-Bit Reception, SEN = 1)	18
I ² C Slave Mode (7-Bit Transmission)	12
I ² C Slave Mode General Call Address	
Sequence (7 or 10-Bit Address Mode)	20
Low-Voltage Detect (VDIRMAG = 0)	
Master SSP I ² C Bus Data	
Master SSP I C Bus Data	20
	9Z
PWM Auto-Shutdown (PRSEN = 0,	
Auto-Restart Disabled)16	50
PWM Auto-Shutdown (PRSEN = 1,	
Auto-Restart Enabled)	
PWM Direction Change15	57
PWM Direction Change at Near	
100% Duty Cycle15	57
PWM Output14	
Repeated Start Condition	26
Reset, Watchdog Timer (WDT), Oscillator	
Start-up Timer (OST) and Power-up	
Timer (PWRT)	22
Send Break Character Sequence	
Slave Synchronization	99
Slow Rise Time (MCLR Tied to VDD,	
VDD Rise > TPWRT)	
SPI Mode (Master Mode) 19	98
SPI Mode (Slave Mode with CKE = 0) 20	)0
SPI Mode (Slave Mode with CKE = 1) 20	
SPP Write Address and Data for USB	
(4 Wait States)	39
SPP Write Address and Read Data for USB	
(4 Wait States)	Ra
SPP Write Address, Write and Read Data	50
	0
(No Wait States)	29
Stop Condition Receive or Transmit Mode	
Streaming Parallel Port (PIC18F4455/4550)	<del>)</del> 6
Synchronous Reception	
(Master Mode, SREN) 25	56

Synchronous Transmission254
Synchronous Transmission (Through TXEN)255
Time-out Sequence on POR w/PLL Enabled
(MCLR Tied to VDD)
Time-out Sequence on Power-up
(MCLR Not Tied to VDD), Case 1
Time-out Sequence on Power-up
(MCLR Not Tied to VDD), Case 2
Time-out Sequence on Power-up
(MCLR Tied to VDD, VDD Rise TPWRT)
Timer0 and Timer1 External Clock
Transition for Entry to Idle Mode
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up
(INTOSC to HSPLL)
Transition for Wake from Idle to Run Mode
Transition for Wake from Sleep (HSPLL)
Transition From RC_RUN Mode to
PRI_RUN Mode
Transition from SEC_RUN Mode to
PRI_RUN Mode (HSPLL)
Transition to RC_RUN Mode
USB Signal
Timing Diagrams and Specifications
Capture/Compare/PWM Requirements
(All CCP Modules)
CLKO and I/O Requirements
EUSART Synchronous Receive
Requirements
EUSART Synchronous Transmission
Requirements
Example SPI Mode Requirements
Example SPI Mode Requirements (Master Mode, CKE = 0)386 Example SPI Mode Requirements
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements (Master Mode, CKE = 0)
Example SPI Mode Requirements         (Master Mode, CKE = 0)         386           Example SPI Mode Requirements         (Master Mode, CKE = 1)         387           Example SPI Mode Requirements         (Slave Mode, CKE = 0)         388           Example SPI Mode Requirements         (Slave Mode, CKE = 0)         388           Example SPI Mode Requirements         (Slave Mode, CKE = 1)         389           External Clock Requirements         380         1 ² C Bus Data Requirements (Slave Mode)         391           I ² C Bus Start/Stop Bits Requirements         390         Master SSP I ² C Bus Data Requirements         393           Master SSP I ² C Bus Start/Stop Bits         Requirements         392           PLL Clock         381
Example SPI Mode Requirements         (Master Mode, CKE = 0)         386           Example SPI Mode Requirements         (Master Mode, CKE = 1)         387           Example SPI Mode Requirements         (Slave Mode, CKE = 1)         388           Example SPI Mode Requirements         (Slave Mode, CKE = 0)         388           Example SPI Mode Requirements         (Slave Mode, CKE = 1)         389           External Clock Requirements         380         1 ² C Bus Data Requirements (Slave Mode)         391           I ² C Bus Data Requirements (Slave Mode)         391         1 ² C Bus Start/Stop Bits Requirements         390           Master SSP I ² C Bus Data Requirements         393         Master SSP I ² C Bus Start/Stop Bits         392           PLL Clock         381         Reset, Watchdog Timer, Oscillator Start-up         381
Example SPI Mode Requirements         (Master Mode, CKE = 0)         (Master Mode, CKE = 1)         (Master Mode, CKE = 1)         (Slave Mode, CKE = 0)         (Slave Mode, CKE = 0)         (Slave Mode, CKE = 0)         (Slave Mode, CKE = 1)         (Slave Mode, CKE = 1) <tr< td=""></tr<>
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements (Slave Mode)       391         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Timer, Power-up Timer and Brown-out       383
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       386         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements (Slave Mode)       391         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Timer, Power-up Timer and Brown-out       383         Streaming Parallel Port Requirements       383
Example SPI Mode Requirements         (Master Mode, CKE = 0)         386           Example SPI Mode Requirements         (Master Mode, CKE = 1)         387           Example SPI Mode Requirements         (Slave Mode, CKE = 1)         388           Example SPI Mode Requirements         (Slave Mode, CKE = 0)         388           Example SPI Mode Requirements         (Slave Mode, CKE = 1)         389           External Clock Requirements         380         1 ² C Bus Data Requirements (Slave Mode)         391           I ² C Bus Data Requirements (Slave Mode)         391         1 ² C Bus Start/Stop Bits Requirements         390           Master SSP I ² C Bus Data Requirements         393         Master SSP I ² C Bus Start/Stop Bits         392           PLL Clock         381         Reset, Watchdog Timer, Oscillator Start-up         383           Timer, Power-up Timer and Brown-out         Reset Requirements         383           Streaming Parallel Port Requirements         383
Example SPI Mode Requirements       (Master Mode, CKE = 0)       386         Example SPI Mode Requirements       (Master Mode, CKE = 1)       387         Example SPI Mode Requirements       (Slave Mode, CKE = 0)       388         Example SPI Mode Requirements       (Slave Mode, CKE = 1)       389         External Clock Requirements       380       1²C Bus Data Requirements (Slave Mode)       391         I²C Bus Data Requirements (Slave Mode)       391       1²C Bus Start/Stop Bits Requirements       390         Master SSP I²C Bus Data Requirements       393       Master SSP I²C Bus Start/Stop Bits       392         PLL Clock       381       Reset, Watchdog Timer, Oscillator Start-up       383         Streaming Parallel Port Requirements       383       383         Streaming Parallel Port Requirements       396         Timer0 and Timer1 External Clock       396
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements (Slave Mode)       391         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       383         Geuirements       396         Timer0 and Timer1 External Clock       384
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements (Slave Mode)       391         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       384         USB Full-Speed Requirements       384
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements (Slave Mode)       391         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       383         USB Full-Speed Requirements       384         USB Low-Speed Requirements       395
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements       380         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       383         USB Full-Speed Requirements       395         USB Low-Speed Requirements       395
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements (Slave Mode)       391         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       384         USB Full-Speed Requirements       395         USB Low-Speed Requirements       395         Top-of-Stack Access       58
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Timer, Power-up Timer and Brown-out       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       384         USB Full-Speed Requirements       395         USB Low-Speed Requirements       395         Top-of-Stack Access       58         TQFP Packages and Special Features       305
Example SPI Mode Requirements       386         (Master Mode, CKE = 0)       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       387         Example SPI Mode Requirements       388         Example SPI Mode Requirements       388         Example SPI Mode Requirements       389         External Clock Requirements       380         I ² C Bus Data Requirements       380         I ² C Bus Start/Stop Bits Requirements       390         Master SSP I ² C Bus Data Requirements       393         Master SSP I ² C Bus Start/Stop Bits       392         PLL Clock       381         Reset, Watchdog Timer, Oscillator Start-up       383         Timer, Power-up Timer and Brown-out       383         Streaming Parallel Port Requirements       383         Streaming Parallel Port Requirements       395         USB Full-Speed Requirements       395         USB Low-Speed Requirements       395         Top-of-Stack Access       58         TQFP Packages and Special Features       305         TSTFSZ       347
Example SPI Mode Requirements (Master Mode, CKE = 0)386Example SPI Mode Requirements (Master Mode, CKE = 1)387Example SPI Mode Requirements (Slave Mode, CKE = 0)388Example SPI Mode Requirements (Slave Mode, CKE = 1)389External Clock Requirements380I²C Bus Data Requirements (Slave Mode)391I²C Bus Start/Stop Bits Requirements390Master SSP I²C Bus Data Requirements393Master SSP I²C Bus Start/Stop Bits Requirements392PLL Clock381Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements383Streaming Parallel Port Requirements383Streaming Parallel Port Requirements384USB Full-Speed Requirements395USB Low-Speed Requirements395Top-of-Stack Access58TQFP Packages and Special Features305TSTFSZ347Two-Speed Start-up285, 299Two-Word Instructions285, 299
Example SPI Mode Requirements (Master Mode, CKE = 0)386Example SPI Mode Requirements (Master Mode, CKE = 1)387Example SPI Mode Requirements (Slave Mode, CKE = 0)388Example SPI Mode Requirements (Slave Mode, CKE = 1)389External Clock Requirements (Slave Mode, CKE = 1)389External Clock Requirements380I ² C Bus Data Requirements (Slave Mode)391I ² C Bus Start/Stop Bits Requirements390Master SSP I ² C Bus Data Requirements393Master SSP I ² C Bus Start/Stop Bits Requirements392PLL Clock381Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements383Streaming Parallel Port Requirements383Streaming Parallel Port Requirements384USB Full-Speed Requirements395USB Low-Speed Requirements395Top-of-Stack Access58TQFP Packages and Special Features305TSTFSZ347Two-Speed Start-up285, 299

# U

Universal Serial Bus
Address Register (UADDR) 170
and Streaming Parallel Port
Associated Registers
Buffer Descriptor Table 171
Buffer Descriptors 171
Address Validation 174
Assignment in Different
Buffering Modes
BDnSTAT Register (CPU Mode) 172
BDnSTAT Register (SIE Mode) 174
Byte Count 174
Example171
Memory Map 175
Ownership171
Ping-Pong Buffering 175
Register Summary 176
Status and Configuration 171
Class Specifications and Drivers 186
Descriptors 186
Endpoint Control 169
Enumeration186
External Pull-up Resistors
External Transceiver
Eye Pattern Test Enable
Firmware and Drivers
Frame Number Registers
Frames
Internal Pull-up Resistors
Internal Transceiver
Interrupts
and USB Transactions
Layered Framework
Oscillator Requirements
Output Enable Monitor
Overview
Ping-Pong Buffer Configuration
Power
Power Modes183
Bus Power Only 183
Dual Power with Self-Power
Dominance
Self-Power Only 183
RAM 170
Memory Map 170
Speed
Status and Control 164
Transfer Types 185
UFRMH:UFRML Registers 170
USB. See Universal Serial Bus.

### ۷

005 000 007 000

NOTES:

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

# READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
Fror	m: Name			
	Company			
	Telephone: ()	FAX: ()		
Арр	lication (optional):			
Wou	uld you like a reply?YN			
Dev	ice: PIC18F2455/2550/4455/4550	Literature Number: DS39632D		
Que	estions:			
1.	What are the best features of this do	cument?		
2.	How does this document meet your h	nardware and software development needs?		
3.	. Do you find the organization of this document easy to follow? If not, why?			
4	What additions to the desumant de v	au think would onhance the structure and subject?		
4.	what additions to the document do y	ou think would enhance the structure and subject?		
5.	What deletions from the document co	buld be made without affecting the overall usefulness?		
		<u> </u>		
6.	. Is there any incorrect or misleading information (what and where)?			
7.	How would you improve this docume	nt?		

# PIC18F2455/2550/4455/4550 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX XXX Temperature Package Pattern Range	<ul> <li>Examples:</li> <li>a) PIC18LF4550-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18LF2455-I/SO = Industrial temp., SOIC</li> </ul>
Device	PIC18F2455/2550 ⁽¹⁾ , PIC18F4455/4550 ⁽¹⁾ , PIC18F2455/2550T ⁽²⁾ , PIC18F4455/4550T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF2455/2550 ⁽¹⁾ , PIC18LF4455/4550 ⁽¹⁾ , PIC18LF2455/2550T ⁽²⁾ , PIC18LF4455/4550T ⁽²⁾ ; VDD range 2.0V to 5.5V	<ul> <li>package, Extended VDD limits.</li> <li>c) PIC18F4455-I/P = Industrial temp., PDIP package, normal VDD limits.</li> </ul>
Temperature Range	I = $-40^{\circ}$ C to +85°C (Industrial) E = $-40^{\circ}$ C to +125°C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	Note 1:F=Standard Voltage RangeLF=Wide Voltage Range2:T=in tape and reel TQFPpackages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Gumi** Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Penang** Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06