


PIN Connection TO-220
Description


The FIR60N06PG uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 60V, I_D = 58A$
- $R_{DS(ON)} < 16m\Omega @ V_{GS}=10V$ (Typ:13mΩ)
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- LED backlighting
- Uninterruptible power supply


Marking Diagram


Y = Year
 A = Assembly Location
 WW = Work Week
 FIR60N06P = Specific Device Code

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FIR60N06P	FIR60N06PG	TO-220	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	58	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D (100^\circ C)$	41	A
Pulsed Drain Current	I_{DM}	120	A
Maximum Power Dissipation	P_D	85	W
Debating factor		0.57	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	290	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

**Thermal Characteristic**

Thermal Resistance, Junction-to-Case ^(Note 2)	R _{θJC}	1.76	°C/W
--	------------------	------	------

Electrical Characteristics (T_c=25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	V _{DSS}	V _{GS} =0V I _D =250μA	60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =30A	-	13	16	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =30A	30	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	2498	-	PF
Output Capacitance	C _{oss}		-	185	-	PF
Reverse Transfer Capacitance	C _{rss}		-	80	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, I _D =2A, R _L =1Ω V _{GS} =10V, R _{GEN} =3Ω	-	12	-	nS
Turn-on Rise Time	t _r		-	5.2	-	nS
Turn-Off Delay Time	t _{d(off)}		-	38	-	nS
Turn-Off Fall Time	t _f		-	27	-	nS
Total Gate Charge	Q _g	V _{DS} =30V, I _D =30A, V _{GS} =10V	-	36	-	nC
Gate-Source Charge	Q _{gs}		-	9.9	-	nC
Gate-Drain Charge	Q _{gd}		-	6.6	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =30A	-	-	1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	58	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 30A di/dt = 100A/μs ^(Note 3)	-	35		nS
Reverse Recovery Charge	Q _{rr}		-	47		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: T_j=25°C, V_{DD}=30V, V_G=10V, L=0.5mH, R_g=25Ω

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current










Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 ID Current- JunctionTemperature

Figure 11 Normalized Maximum Transient Thermal Impedance

Package Dimensions

TO-220



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
J	0.014	0.025	0.36	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04

STYLE 6:

- PIN 1. ANODE
2. CATHODE
3. ANODE
4. CATHODE