

# **BT169H**

# Thyristor, logic level, high voltage Rev. 01 — 31 March 2008

**Product data sheet** 

## **Product profile**

#### 1.1 General description

Passivated sensitive gate thyristor in a SOT54 plastic package.

#### 1.2 Features

- Very sensitive gate
- Direct interfacing to logic level ICs
- High blocking voltage
- Direct interfacing to low power gate drive circuits

#### 1.3 Applications

- General purpose switching and phase control
- Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

#### 1.4 Quick reference data

- $V_{RRM}$ ,  $V_{DRM} \le 800 \text{ V}$
- $I_{T(RMS)} \le 0.8 A$
- $I_{T(AV)} \le 0.5 A$

- I<sub>GT</sub>  $\leq$  100  $\mu$ A
- $I_{TSM} \le 9 \text{ A (t = 10 ms)}$

## **Pinning information**

Table 1. **Pinning** 

	3		
Pin	Description	Simplified outline	Graphic symbol
1	anode (A)		. 81
2	gate (G)		A K G
3	cathode (K)		sym037
		SOT54 (TO-92)	



**BT169H NXP Semiconductors** 

Thyristor, logic level, high voltage

# **Ordering information**

#### Table 2. **Ordering information**

Type number	Package					
	Name	Description	Version			
BT169H	TO-92	plastic single-ended leaded (through hole) package; 3 leads	SOT54			

# **Limiting values**

#### Table 3. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	800	V
$V_{RRM}$	repetitive peak reverse voltage		-	800	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{lead} \le 83$ °C; see Figure 1	-	0.5	Α
I <sub>T(RMS)</sub>	RMS on-state current	all conduction angles; see Figure 4 and $\underline{5}$	-	0.8	Α
I <sub>TSM</sub>	non-repetitive peak on-state current	half sine wave; $T_j = 25$ °C prior to surge; see Figure 2 and 3			
		t = 10 ms	-	9	Α
		t = 8.3 ms	-	10	Α
l <sup>2</sup> t	I <sup>2</sup> t for fusing	$t_p = 10 \text{ ms}$	-	0.41	A <sup>2</sup> s
dl <sub>T</sub> /dt	rate of rise of on-state current	$I_{TM} = 2 \text{ A}; I_G = 10 \text{ mA};$ $dI_G/dt = 100 \text{ mA}/\mu\text{s}$	-	50	A/μs
I <sub>GM</sub>	peak gate current		-	1	Α
$V_{RGM}$	peak reverse gate voltage		-	5	V
$P_GM$	peak gate power		-	2	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.1	W
T <sub>stg</sub>	storage temperature		-40	+150	°C
Tj	junction temperature		-	125	°C

#### Thyristor, logic level, high voltage





Fig 1. Total power dissipation as a function of average on-state current; maximum values



f = 50 Hz

Fig 2. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

#### Thyristor, logic level, high voltage




Fig 3. Non-repetitive peak on-state current as a function of pulse width; maximum values




Fig 4. RMS on-state current as a function of surge duration; maximum values




Fig 5. RMS on-state current as a function of lead temperature; maximum values


**BT169H NXP Semiconductors** 

Thyristor, logic level, high voltage

### Thermal characteristics

Table 4. **Thermal characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{\text{th(j-lead)}}$	thermal resistance from junction to lead	see Figure 6	-	-	60	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	printed circuit board mounted; lead length 4 mm	-	150	-	K/W



#### Thyristor, logic level, high voltage

### 6. Characteristics

Table 5. Characteristics

 $T_i = 25 \,^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
I <sub>GT</sub>	gate trigger current	$V_D$ 4= 12 V; $I_T$ = 10 mA; see <u>Figure 8</u>	1	50	100	μΑ
lL	latching current	$V_D$ = 12 V; $I_G$ = 0.5 mA; $R_{GK}$ = 1 k $\Omega$ ; see Figure 10	-	2	6	mA
I <sub>H</sub>	holding current	$V_D$ = 12 V; $I_G$ = 0.5 mA; $R_{GK}$ = 1 k $\Omega$ ; see Figure 11	-	1.5	3	mA
$V_{T}$	on-state voltage	I <sub>T</sub> = 1.2 A; see <u>Figure 9</u>	-	1.25	1.7	V
$V_{GT}$	gate trigger voltage	I <sub>T</sub> = 10 mA; see <u>Figure 7</u>				
		V <sub>D</sub> = 12 V	-	0.5	0.8	V
		$V_D = V_{DRM(max)}$ ; $T_j = 125  ^{\circ}C$	0.2	0.3	-	V
I <sub>D</sub>	off-state current	$V_D = V_{DRM(max)}$ ; $T_j = 125$ °C; $R_{GK} = 1 \text{ k}\Omega$	-	0.05	0.1	mΑ
I <sub>R</sub>	reverse current	$V_R = V_{RRM(max)}$ ; $T_j = 125$ °C; $R_{GK} = 1 \text{ k}\Omega$	-	0.05	0.1	mΑ
Dynamic	characteristics					
dV <sub>D</sub> /dt	rate of rise of off-state voltage	$V_{DM} = 0.67 \times V_{DRM(max)}$ ; $T_j = 125$ °C; exponential waveform; see Figure 12				
		$R_{GK} = 1 k\Omega$	150	350	-	V/μs
t <sub>gt</sub>	gate-controlled turn-on time	$I_{TM}$ = 2 A; $V_D$ = $V_{DRM(max)}$ ; $I_G$ = 10 mA; $dI_G/dt$ = 0.1 A/ $\mu$ s	-	2	-	μs
t <sub>q</sub>	commutated turn-off time	$\begin{split} &V_D = 0.67 \times V_{DRM(max)};  T_j = 125 ^{\circ}C;  I_{TM} = 1.6  A; \\ &V_R = 35  V;  (dI_T/dt)_M = 30  A/\mu s;  dV_D/dt = 2  V/\mu s; \\ &R_{GK} = 1  k\Omega \end{split}$	-	100	-	μs




Fig 7. Normalized gate trigger voltage as a function of junction temperature





Fig 8. Normalized gate trigger current as a function of junction temperature

BT169H\_1 © NXP B.V. 2008. All rights reserved.

#### Thyristor, logic level, high voltage



 $V_0 = 1.067 \text{ V}$ 


 $R_s = 0.187 \Omega$ 

(1)  $T_i = 125$  °C; typical values

(2)  $T_i = 125 \,^{\circ}C$ ; maximum values


(3)  $T_i = 25 \,^{\circ}C$ ; maximum values

Fig 9. On-state current as a function of on-state voltage




 $R_{GK} = 1 k\Omega$ 

Fig 10. Normalized latching current as a function of junction temperature



 $R_{GK} = 1 k\Omega$ 

Fig 11. Normalized holding current as a function of junction temperature



(1)  $R_{GK} = 1 k\Omega$ 

(2) Gate open circuit

Fig 12. Critical rate of rise of off-state voltage as a function of junction temperature; typical values

BT169H\_1 © NXP B.V. 2008. All rights reserved.


**BT169H NXP Semiconductors** 

#### Thyristor, logic level, high voltage

# Package outline

#### Plastic single-ended leaded (through hole) package; 3 leads

SOT54



OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT54		TO-92	SC-43A		<del>04-06-28</del> 04-11-16	

Fig 13. Package outline SOT54 (TO-92)

Thyristor, logic level, high voltage

# 8. Revision history

#### Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BT169H_1	20080331	Product data sheet	-	-

#### Thyristor, logic level, high voltage

### 9. Legal information

#### 9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 10. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

3T169H\_1 © NXP B.V. 2008. All rights reserved.

#### Thyristor, logic level, high voltage

### 11. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 5
6	Characteristics 6
7	Package outline 8
8	Revision history 9
9	Legal information 10
9.1	Data sheet status
9.2	Definitions
9.3	Disclaimers
9.4	Trademarks 10
10	Contact information 10
11	Contents 11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 31 March 2008
Document identifier: BT169H\_1